Skip to content

Actions: CatalaLang/catala-formalization

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
221 workflow runs
221 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Removing admits Coq latest #170: Pull request #9 synchronize by adelaett
February 22, 2024 08:57 7m 8s catala-admitless
catala-admitless
February 22, 2024 08:57 7m 8s
only 8 cases lefts (?) Coq latest #169: Commit 12da3fd pushed by adelaett
February 22, 2024 08:57 6m 40s catala-admitless
catala-admitless
February 22, 2024 08:57 6m 40s
Removing admits Coq latest #168: Pull request #9 synchronize by adelaett
February 21, 2024 15:41 6m 49s catala-admitless
catala-admitless
February 21, 2024 15:41 6m 49s
more cases done Coq latest #167: Commit 0b4ebff pushed by adelaett
February 21, 2024 15:41 6m 49s catala-admitless
catala-admitless
February 21, 2024 15:41 6m 49s
Removing admits Coq latest #166: Pull request #9 synchronize by adelaett
February 21, 2024 14:29 7m 4s catala-admitless
catala-admitless
February 21, 2024 14:29 7m 4s
coq error commit Coq latest #165: Commit 4bed624 pushed by adelaett
February 21, 2024 14:29 6m 39s catala-admitless
catala-admitless
February 21, 2024 14:29 6m 39s
Removing admits Coq latest #164: Pull request #9 synchronize by adelaett
February 21, 2024 13:21 6m 50s catala-admitless
catala-admitless
February 21, 2024 13:21 6m 50s
sred to cred base simulation : 253/360 Coq latest #163: Commit 7bdad8b pushed by adelaett
February 21, 2024 13:21 6m 37s catala-admitless
catala-admitless
February 21, 2024 13:21 6m 37s
Removing admits Coq latest #162: Pull request #9 synchronize by adelaett
February 20, 2024 17:03 6m 55s catala-admitless
catala-admitless
February 20, 2024 17:03 6m 55s
initialization of the sred to cred base simulation theorem. Coq latest #161: Commit 74e2c31 pushed by adelaett
February 20, 2024 17:03 6m 51s catala-admitless
catala-admitless
February 20, 2024 17:03 6m 51s
Removing admits Coq latest #160: Pull request #9 synchronize by adelaett
February 20, 2024 13:16 8m 43s catala-admitless
catala-admitless
February 20, 2024 13:16 8m 43s
rename inv_state into sim_state Coq latest #159: Commit cea0fab pushed by adelaett
February 20, 2024 13:16 9m 39s catala-admitless
catala-admitless
February 20, 2024 13:16 9m 39s
Removing admits Coq latest #158: Pull request #9 synchronize by adelaett
February 20, 2024 11:20 8m 45s catala-admitless
catala-admitless
February 20, 2024 11:20 8m 45s
lifting the result Coq latest #157: Commit e33dad7 pushed by adelaett
February 20, 2024 11:20 8m 44s catala-admitless
catala-admitless
February 20, 2024 11:20 8m 44s
Removing admits Coq latest #156: Pull request #9 synchronize by adelaett
February 20, 2024 10:50 8m 48s catala-admitless
catala-admitless
February 20, 2024 10:50 8m 48s
finished proof of base case for cred to sred excepts two cases Coq latest #155: Commit 3b29b05 pushed by adelaett
February 20, 2024 10:50 8m 53s catala-admitless
catala-admitless
February 20, 2024 10:50 8m 53s
Removing admits Coq latest #154: Pull request #9 synchronize by adelaett
February 20, 2024 08:51 9m 17s catala-admitless
catala-admitless
February 20, 2024 08:51 9m 17s
Definition of sim_term/sim_value and proof of reflexivity Coq latest #153: Commit 331419c pushed by adelaett
February 20, 2024 08:51 9m 3s catala-admitless
catala-admitless
February 20, 2024 08:51 9m 3s
Removing admits Coq latest #152: Pull request #9 synchronize by adelaett
February 20, 2024 08:50 6m 23s catala-admitless
catala-admitless
February 20, 2024 08:50 6m 23s
Definition of sim_term/sim_value and proof of reflexivity Coq latest #151: Commit 34e1ede pushed by adelaett
February 20, 2024 08:50 6m 11s catala-admitless
catala-admitless
February 20, 2024 08:50 6m 11s
Removing admits Coq latest #150: Pull request #9 opened by adelaett
February 20, 2024 08:17 9m 10s catala-admitless
catala-admitless
February 20, 2024 08:17 9m 10s
_ Coq latest #149: Commit f4cdad1 pushed by adelaett
February 20, 2024 08:01 8m 44s catala-admitless
catala-admitless
February 20, 2024 08:01 8m 44s
Merge pull request #8 from CatalaLang/mini-ml Coq latest #148: Commit eca33d7 pushed by adelaett
February 20, 2024 08:00 9m 38s catala-admitless
catala-admitless
February 20, 2024 08:00 9m 38s
Merge pull request #8 from CatalaLang/mini-ml Coq latest #147: Commit eca33d7 pushed by adelaett
February 20, 2024 07:59 9m 9s main
main
February 20, 2024 07:59 9m 9s
implementation of the equivalence between sred and cred in mini-ml Coq latest #146: Pull request #8 synchronize by adelaett
February 20, 2024 07:58 8m 55s mini-ml
mini-ml
February 20, 2024 07:58 8m 55s