Skip to content
This repository has been archived by the owner on Oct 2, 2020. It is now read-only.

added Feasycom FSC-BT802 #2836

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions RF_Bluetooth.dcm
Original file line number Diff line number Diff line change
Expand Up @@ -66,4 +66,10 @@ K BLE bluetooth module low-power
F http://www.st.com/resource/en/datasheet/spbtle-rf0.pdf
$ENDCMP
#
$CMP FSC-BT802
D Bluetooth Audio Module, UART, Class 1.5
K Bluetooth 5.0 BT Module HSP HFP A2DP AVRCP PBAP MAP SPP BLE SBC MP3 AAC AAC+ Faststream atpX
F http://de.feasywifi.com/uploads/201813049/FSC-BT802.pdf
$ENDCMP
#
#End Doc Library
48 changes: 48 additions & 0 deletions RF_Bluetooth.lib
Original file line number Diff line number Diff line change
Expand Up @@ -468,4 +468,52 @@ X SPI_MOSI 9 800 -200 150 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# FSC-BT802
#
DEF FSC-BT802 U 0 40 Y Y 1 F N
F0 "U" -800 1350 50 H V L CNN
F1 "FSC-BT802" -800 1250 50 H V L CNN
F2 "" -900 1250 50 H I C CNN
F3 "" 0 200 50 H I C CNN
DRAW
S -800 1200 800 -1200 0 1 10 f
X 1V8_OUT 1 -900 -1000 100 R 50 50 0 0 w
X PIO4 10 900 -200 100 L 50 50 0 0 B
X PIO5 11 900 -300 100 L 50 50 0 0 B
X PIO6 12 900 -400 100 L 50 50 0 0 B
X PIO7 13 900 -500 100 L 50 50 0 0 B
X LED0 14 900 -800 100 L 50 50 0 0 B
X LED1 15 900 -900 100 L 50 50 0 0 B
X LED2 16 900 -1000 100 L 50 50 0 0 B
X UART_TX 17 -900 0 100 R 50 50 0 0 B
X UART_RX 18 -900 -100 100 R 50 50 0 0 B
X SPI/I2S_SEL 19 -900 -300 100 R 50 50 0 0 I
X VDD_IO 2 -100 1300 100 D 50 50 0 0 W
X SPI_CLK/I2S_CLK 20 -900 -400 100 R 50 50 0 0 B
X SPI_MISO/I2S_OUT 21 -900 -500 100 R 50 50 0 0 B
X SPI_MOIS/I2S_IN 22 -900 -600 100 R 50 50 0 0 B
X SPI_CSB/I2S_WS 23 -900 -700 100 R 50 50 0 0 B
X AOI01 24 900 -600 100 L 50 50 0 0 B
X GND 25 0 -1300 100 U 50 50 0 0 W
X ANT 26 -900 1000 100 R 50 50 0 0 P
X GND 27 100 -1300 100 U 50 50 0 0 W
X SKP_LP 28 900 1000 100 L 50 50 0 0 O
X SPK_LN 29 900 900 100 L 50 50 0 0 O
X VREG_EN 3 -900 600 100 R 50 50 0 0 I
X SPK_RP 30 900 700 100 L 50 50 0 0 O
X SPK_RN 31 900 800 100 L 50 50 0 0 O
X MIC_RN 32 900 500 100 L 50 50 0 0 I
X MIC_RP 33 900 400 100 L 50 50 0 0 I
X MIC_BIAS 34 900 300 100 L 50 50 0 0 O
X MIC_LP 35 900 200 100 L 50 50 0 0 I
X MIC_LN 36 900 100 100 L 50 50 0 0 I
X ~RESET 4 -900 700 100 R 50 50 0 0 I
X VCC_CHG 5 0 1300 100 D 50 50 0 0 W
X USB_DP 6 -900 300 100 R 50 50 0 0 B
X USB_DN 7 -900 200 100 R 50 50 0 0 B
X GND 8 -100 -1300 100 U 50 50 0 0 W
X VBAT_IN 9 100 1300 100 D 50 50 0 0 W
ENDDRAW
ENDDEF
#
#End Library