Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Hifive timing model #34

Open
amedoc opened this issue Sep 1, 2023 · 2 comments
Open

Hifive timing model #34

amedoc opened this issue Sep 1, 2023 · 2 comments

Comments

@amedoc
Copy link

amedoc commented Sep 1, 2023

After reading this paper, I tried to reproduce the exact results using the embench benchmarks (version 0.5) without succeeding. Can you provide more details about the compiler version and flags used (depicting the exact ISA as well as which optimizations) ?
Thanks a lot.
@nmeum
Copy link
Member

nmeum commented Sep 4, 2023

Hi, please try to reach out to to the paper authors via email.

The RISC-V VP version used in the paper is likely not the same as the one provided on GitHub.

@amedoc
Copy link
Author

amedoc commented Sep 4, 2023 •
edited
Loading

Thank you for the reply.
As far as I understood from the paper and from the answer provided to this issue by @Cirromulus, the RISC-V VP version is present here in the following branch

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@nmeum @amedoc