Skip to content

Latest commit

 

History

History
15 lines (11 loc) · 413 Bytes

README.md

File metadata and controls

15 lines (11 loc) · 413 Bytes

dct-verifi

Discrete Cosine Transform verification in systemverilog and systemC

Verilator is being used to convert the dct rtl verilog file to systemC

IDCT

  • testbench can be found in folder ./xapp611/tb

Python

  • used to generate matrices to be driven to DUT
  • used opencv2 and numpy modules

Running

to run go to sim folder and do sh idct.sh or sh dct.sh appropriately