forked from EtchedPixels/EmulatorKit
-
Notifications
You must be signed in to change notification settings - Fork 0
/
intel_8085_emulator.c
1495 lines (1419 loc) · 35.4 KB
/
intel_8085_emulator.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
Intel 8080 emulator in C
Written by Mike Chambers, April 2018
Use this code for whatever you want. I don't care. It's officially public domain.
Credit would be appreciated.
Modified to sort of emulate the Intel 8085, Alan Cox 2019.
The 8085 emulation is WIP and the 8085 undocumented instruction behaviour
is exactly that so may not be entirely correct.
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
*/
#include <stdio.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>
#include "intel_8085_emulator.h"
static char *i8085_disassemble(uint16_t addr);
#define reg16_PSW (((uint16_t)reg8[A] << 8) | (uint16_t)reg8[FLAGS])
#define reg16_BC (((uint16_t)reg8[B] << 8) | (uint16_t)reg8[C])
#define reg16_DE (((uint16_t)reg8[D] << 8) | (uint16_t)reg8[E])
#define reg16_HL (((uint16_t)reg8[H] << 8) | (uint16_t)reg8[L])
uint8_t reg8[9], INTE = 0;
uint16_t reg_SP, reg_PC;
uint8_t reg_IM = 0x07; /* Verified with a Tundra CA80C85B */
uint8_t intprotect;
#define set_S() reg8[FLAGS] |= 0x80
#define set_Z() reg8[FLAGS] |= 0x40
#define set_K() reg8[FLAGS] |= 0x20
#define set_AC() reg8[FLAGS] |= 0x10
#define set_P() reg8[FLAGS] |= 0x04
#define set_V() reg8[FLAGS] |= 0x02
#define set_C() reg8[FLAGS] |= 0x01
#define clear_S() reg8[FLAGS] &= 0x7F
#define clear_Z() reg8[FLAGS] &= 0xBF
#define clear_K() reg8[FLAGS] &= 0xDF
#define clear_AC() reg8[FLAGS] &= 0xEF
#define clear_P() reg8[FLAGS] &= 0xFB
#define clear_V() reg8[FLAGS] &= 0xFD
#define clear_C() reg8[FLAGS] &= 0xFE
#define test_S() (reg8[FLAGS] & 0x80)
#define test_Z() (reg8[FLAGS] & 0x40)
#define test_K() (reg8[FLAGS] & 0x20)
#define test_AC() (reg8[FLAGS] & 0x10)
#define test_P() (reg8[FLAGS] & 0x04)
#define test_V() (reg8[FLAGS] & 0x02)
#define test_C() (reg8[FLAGS] & 0x01)
FILE *i8085_log;
static uint8_t intpend;
static uint8_t halted;
static const uint8_t parity[0x100] = {
1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1,
1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0,
0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1
};
uint16_t read_RP(uint8_t rp) {
switch (rp) {
case 0x00:
return reg16_BC;
case 0x01:
return reg16_DE;
case 0x02:
return reg16_HL;
case 0x03:
return reg_SP;
}
return 0;
}
uint16_t read_RP_PUSHPOP(uint8_t rp) {
switch (rp) {
case 0x00:
return reg16_BC;
case 0x01:
return reg16_DE;
case 0x02:
return reg16_HL;
case 0x03:
return reg16_PSW;
}
return 0;
}
void write_RP(uint8_t rp, uint8_t lb, uint8_t hb) {
switch (rp) {
case 0x00:
reg8[C] = lb;
reg8[B] = hb;
break;
case 0x01:
reg8[E] = lb;
reg8[D] = hb;
break;
case 0x02:
reg8[L] = lb;
reg8[H] = hb;
break;
case 0x03:
reg_SP = (uint16_t)lb | ((uint16_t)hb << 8);
break;
}
}
void write16_RP(uint8_t rp, uint16_t value) {
switch (rp) {
case 0x00:
reg8[C] = value & 0x00FF;
reg8[B] = value >> 8;
break;
case 0x01:
reg8[E] = value & 0x00FF;
reg8[D] = value >> 8;
break;
case 0x02:
reg8[L] = value & 0x00FF;
reg8[H] = value >> 8;
break;
case 0x03:
reg_SP = value;
break;
}
}
void write16_RP_PUSHPOP(uint8_t rp, uint16_t value) {
switch (rp) {
case 0x00:
reg8[C] = value & 0x00FF;
reg8[B] = value >> 8;
break;
case 0x01:
reg8[E] = value & 0x00FF;
reg8[D] = value >> 8;
break;
case 0x02:
reg8[L] = value & 0x00FF;
reg8[H] = value >> 8;
break;
case 0x03:
reg8[FLAGS] = (value & 0x00FF) & 0xF7;
reg8[A] = value >> 8;
break;
}
}
void calc_SZP(uint8_t value) {
if (value == 0) set_Z(); else clear_Z();
if (value & 0x80) set_S(); else clear_S();
if (parity[value]) set_P(); else clear_P();
}
void calc_AC(uint8_t val1, uint8_t val2) {
if (((val1 & 0x0F) + (val2 & 0x0F)) > 0x0F) {
set_AC();
} else {
clear_AC();
}
}
void calc_AC_carry(uint8_t val1, uint8_t val2) {
if (((val1 & 0x0F) + (val2 & 0x0F)) >= 0x0F) {
set_AC();
} else {
clear_AC();
}
}
void calc_subAC(int8_t val1, uint8_t val2) {
if ((val2 & 0x0F) <= (val1 & 0x0F)) {
set_AC();
} else {
clear_AC();
}
}
void calc_subAC_borrow(int8_t val1, uint8_t val2) {
if ((val2 & 0x0F) < (val1 & 0x0F)) {
set_AC();
} else {
clear_AC();
}
}
void calc_Vadd(int8_t val1, int8_t val2, int c)
{
/* Did adding bits 0-6 together carry into bit 7 ? */
uint8_t c6 = ((val1 & 0x7F) + (val2 & 0x7F) + c) & 0x80;
/* Did adding bits 0-7 together carry into bit 8 ? */
uint16_t c7 = ((uint16_t)val1 + val2 + c) & 0x100;
/* V is the xor of the two carries */
/* Annoying C has no ^^ operator */
if ((!!c6) ^ (!!c7))
set_V();
else
clear_V();
}
/* 16bit maths is actually 8bit maths done twice */
void calc_Vadd16(int16_t val1, int16_t val2)
{
/* Internal carry of the first add */
int c = ((val1 & 0xFF) + (val2 & 0xFF)) & 0x100;
/* Fed into the carry of the following adc */
calc_Vadd(val1 >> 8, val2 >> 8, !!c);
}
void calc_Vsub(int8_t val1, int8_t val2, int c)
{
uint8_t c6 = ((val1 & 0x7F) - (val2 & 0x7F) - c) & 0x80;
uint16_t c7 = ((val1 - val2 - c) & 0x100) >> 1;
if (c6 ^ c7)
set_V();
else
clear_V();
}
void calc_Vsub16(int16_t val1, int16_t val2)
{
int c = (val1 & 0xFF) < (val2 & 0xFF);
calc_Vsub(val1 >> 8, val2 >> 8, c);
}
void calc_K(int8_t r)
{
if ((!!test_V()) ^ !!(r & 0x80))
set_K();
else
clear_K();
}
void calc_KVlogic(uint8_t val)
{
clear_V();
calc_K(val);
}
uint8_t test_cond(uint8_t code) {
switch (code) {
case 0: //Z not set
if (!test_Z()) return 1; else return 0;
case 1: //Z set
if (test_Z()) return 1; else return 0;
case 2: //C not set
if (!test_C()) return 1; else return 0;
case 3: //C set
if (test_C()) return 1; else return 0;
case 4: //P not set
if (!test_P()) return 1; else return 0;
case 5: //P set
if (test_P()) return 1; else return 0;
case 6: //S not set
if (!test_S()) return 1; else return 0;
case 7: //S set
if (test_S()) return 1; else return 0;
}
return 0;
}
void i8085_push(uint16_t value) {
i8085_write(--reg_SP, value >> 8);
i8085_write(--reg_SP, (uint8_t)value);
}
uint16_t i8085_pop() {
uint16_t temp;
temp = i8085_read(reg_SP++);
temp |= (uint16_t)i8085_read(reg_SP++) << 8;
return temp;
}
void i8085_set_int(int n)
{
intpend |= n;
}
void i8085_clear_int(int n)
{
intpend &= ~n;
}
void i8085_jump(uint16_t addr) {
reg_PC = addr;
}
void i8085_reset() {
reg_PC = reg_SP = 0x0000;
//reg8[FLAGS] = 0x02;
}
void i8085_write_reg8(reg_t reg, uint8_t value) {
if (reg == M) {
i8085_write(reg16_HL, value);
} else {
reg8[reg] = value;
}
}
uint8_t i8085_read_reg8(reg_t reg) {
if (reg == M) {
return i8085_read(reg16_HL);
} else {
return reg8[reg];
}
}
uint16_t i8085_read_reg16(reg_t reg) {
switch (reg) {
case AF: return reg16_PSW;
case BC: return reg16_BC;
case DE: return reg16_DE;
case HL: return reg16_HL;
case SP: return reg_SP;
case PC: return reg_PC;
default:
fprintf(stderr, "bogus rr16\n");
}
return 0;
}
void i8085_write_reg16(reg_t reg, uint16_t value) {
switch (reg) {
case AF: reg8[A] = value>>8; reg8[FLAGS] = value; break;
case BC: reg8[B] = value>>8; reg8[C] = value; break;
case DE: reg8[D] = value>>8; reg8[E] = value; break;
case HL: reg8[H] = value>>8; reg8[L] = value; break;
case SP: reg_SP = value; break;
case PC: reg_PC = value; break;
default:
fprintf(stderr, "bogus rr16\n");
}
}
static char *i8085_flags(uint8_t v)
{
static char buf[9];
char *fp = "SZKA-PVC";
char *t = buf;
strcpy(buf, "--------");
while(*fp) {
if (v & 0x80)
*t = *fp;
t++;
fp++;
v <<= 1;
}
return buf;
}
int i8085_exec(int cycles) {
uint8_t opcode, temp8, reg, reg2;
uint16_t temp16;
uint32_t temp32;
uint8_t vec;
while (cycles > 0) {
/* TRAP is edge and level - must see the edge and it held */
if (intpend & INT_NMI) { /* TRAP - NMI */
INTE = 0;
intpend &= ~8;
if (halted)
i8085_push(reg_PC + 1);
else
i8085_push(reg_PC);
reg_PC = 0x24;
cycles -= 12; /* Check me */
if (i8085_log)
fprintf(i8085_log, "NMI taken.\n");
/* The others are level except 0x3C which is positive edge.
The 8085 prioritizes so we must do likewise */
} else if (INTE && intprotect == 0 && (intpend & ~reg_IM)) {
INTE = 0;
temp8 = intpend & ~reg_IM;
if (i8085_log)
fprintf(i8085_log, "IRQ taken (%x)\n", temp8);
if (temp8 & INT_RST75) {
/* FIXME: we should temporarily mask not
clear here. We clear in SIM */
vec = 0x3C;
intpend &= ~INT_RST75;
} else if (temp8 & INT_RST65)
vec = 0x34;
else if (temp8 & INT_RST55)
vec = 0x2C;
else
vec = 0x38;
if (halted)
i8085_push(reg_PC + 1);
else
i8085_push(reg_PC);
reg_PC = vec;
cycles -= 12; /* Check me */
}
intprotect = 0;
halted = 0;
opcode = i8085_read(reg_PC);
if (i8085_log)
fprintf(i8085_log, "%04X : %02X %02X %02X : %6s %02X %04X %04X %04X %04X %s\n",
reg_PC, i8085_debug_read(reg_PC), i8085_debug_read(reg_PC + 1), i8085_debug_read(reg_PC + 2),
i8085_flags(reg8[FLAGS]), reg8[A], reg16_BC, reg16_DE, reg16_HL, reg_SP,
i8085_disassemble(reg_PC));
reg_PC++;
switch (opcode) {
case 0x3A: //LDA a - load A from memory
temp16 = (uint16_t)i8085_read(reg_PC) | ((uint16_t)i8085_read(reg_PC+1)<<8);
reg8[A] = i8085_read(temp16);
reg_PC += 2;
cycles -= 13;
break;
case 0x32: //STA a - store A to memory
temp16 = (uint16_t)i8085_read(reg_PC) | ((uint16_t)i8085_read(reg_PC+1)<<8);
i8085_write(temp16, reg8[A]);
reg_PC += 2;
cycles -= 13;
break;
case 0x2A: //LHLD a - load H:L from memory
temp16 = (uint16_t)i8085_read(reg_PC);
temp16 |= ((uint16_t)i8085_read(reg_PC+1)<<8);
reg8[L] = i8085_read(temp16++);
reg8[H] = i8085_read(temp16);
reg_PC += 2;
cycles -= 16;
break;
case 0x22: //SHLD a - store H:L to memory
temp16 = (uint16_t)i8085_read(reg_PC) | ((uint16_t)i8085_read(reg_PC+1)<<8);
i8085_write(temp16++, reg8[L]);
i8085_write(temp16, reg8[H]);
reg_PC += 2;
cycles -= 16;
break;
case 0xEB: //XCHG - exchange DE and HL content
temp8 = reg8[D];
reg8[D] = reg8[H];
reg8[H] = temp8;
temp8 = reg8[E];
reg8[E] = reg8[L];
reg8[L] = temp8;
cycles -= 5;
break;
case 0xC6: //ADI # - add immediate to A
temp8 = i8085_read(reg_PC++);
temp16 = (uint16_t)reg8[A] + (uint16_t)temp8;
if (temp16 & 0xFF00) set_C(); else clear_C();
calc_AC(reg8[A], temp8);
calc_SZP((uint8_t)temp16);
calc_Vadd(reg8[A], temp8, 0);
calc_K((uint8_t)temp16);
reg8[A] = (uint8_t)temp16;
cycles -= 7;
break;
case 0xCE: //ACI # - add immediate to A with carry
temp8 = i8085_read(reg_PC++);
temp16 = (uint16_t)reg8[A] + (uint16_t)temp8 + (uint16_t)test_C();
if (test_C()) calc_AC_carry(reg8[A], temp8); else calc_AC(reg8[A], temp8);
/* The carry out is computed including the
carry in of the bit before */
calc_Vadd(reg8[A], temp8, test_C());
if (temp16 & 0xFF00) set_C(); else clear_C();
calc_SZP((uint8_t)temp16);
calc_K((uint8_t)temp16);
reg8[A] = (uint8_t)temp16;
cycles -= 7;
break;
case 0xD6: //SUI # - subtract immediate from A
temp8 = i8085_read(reg_PC++);
temp16 = (uint16_t)reg8[A] - (uint16_t)temp8;
if (((temp16 & 0x00FF) >= reg8[A]) && temp8) set_C(); else clear_C();
calc_subAC(reg8[A], temp8);
calc_SZP((uint8_t)temp16);
calc_Vsub(reg8[A], temp8, 0);
calc_K((uint8_t)temp16);
reg8[A] = (uint8_t)temp16;
cycles -= 7;
break;
case 0x27: //DAA - decimal adjust accumulator
temp8 = reg8[A];
temp16 = temp8;
if (((temp16 & 0x0F) > 0x09) || test_AC()) {
if (((temp16 & 0x0F) + 0x06) & 0xF0) set_AC(); else clear_AC();
temp16 += 0x06;
if (temp16 & 0xFF00) set_C(); //can also cause carry to be set during addition to the low nibble
}
if (((temp16 & 0xF0) > 0x90) || test_C()) {
temp16 += 0x60;
if (temp16 & 0xFF00) set_C(); //doesn't clear it if this clause is false
}
calc_SZP((uint8_t)temp16);
reg8[A] = (uint8_t)temp16;
/* Verify this behaviour */
if ((temp8 & 0xF0) == 0x70 &&
(temp16 & 0xF0) == 0x80)
set_V();
else
clear_V();
calc_K(reg8[A]);
cycles -= 4;
break;
case 0xE6: //ANI # - AND immediate with A
temp8 = i8085_read(reg_PC++);
/* This differs from 8080 */
set_AC();
reg8[A] &= temp8;
clear_C();
calc_SZP(reg8[A]);
calc_KVlogic(reg8[A]);
cycles -= 7;
break;
case 0xF6: //ORI # - OR immediate with A
reg8[A] |= i8085_read(reg_PC++);
clear_AC();
clear_C();
calc_SZP(reg8[A]);
calc_KVlogic(reg8[A]);
cycles -= 7;
break;
case 0xEE: //XRI # - XOR immediate with A
reg8[A] ^= i8085_read(reg_PC++);
clear_AC();
clear_C();
calc_SZP(reg8[A]);
calc_KVlogic(reg8[A]);
cycles -= 7;
break;
case 0xDE: //SBI # - subtract immediate from A with borrow
temp8 = i8085_read(reg_PC++);
temp16 = (uint16_t)reg8[A] - (uint16_t)temp8 - (uint16_t)test_C();
if (test_C()) calc_subAC_borrow(reg8[A], temp8); else calc_subAC(reg8[A], temp8);
calc_Vsub(reg8[A], temp8, test_C());
if (((temp16 & 0x00FF) >= reg8[A]) && (temp8 | test_C())) set_C(); else clear_C();
calc_SZP((uint8_t)temp16);
calc_K((uint8_t)temp16);
reg8[A] = (uint8_t)temp16;
cycles -= 7;
break;
case 0xFE: //CPI # - compare immediate with A
temp8 = i8085_read(reg_PC++);
temp16 = (uint16_t)reg8[A] - (uint16_t)temp8;
if (((temp16 & 0x00FF) >= reg8[A]) && temp8) set_C(); else clear_C();
calc_subAC(reg8[A], temp8);
calc_SZP((uint8_t)temp16);
calc_Vsub(reg8[A], temp8, 0);
calc_K((uint8_t)temp16);
cycles -= 7;
break;
case 0x07: //RLC - rotate A left
if (reg8[A] & 0x80) set_C(); else clear_C();
calc_Vadd(reg8[A],reg8[A], reg8[A] & 0x80);
reg8[A] = (reg8[A] >> 7) | (reg8[A] << 1);
calc_K(reg8[A]);
cycles -= 4;
break;
case 0x0F: //RRC - rotate A right
if (reg8[A] & 0x01) set_C(); else clear_C();
reg8[A] = (reg8[A] << 7) | (reg8[A] >> 1);
clear_V();
/* Verify if RR ops affect K */
cycles -= 4;
break;
case 0x17: //RAL - rotate A left through carry
temp8 = test_C();
if (reg8[A] & 0x80) set_C(); else clear_C();
calc_Vadd(reg8[A],reg8[A], temp8);
reg8[A] = (reg8[A] << 1) | temp8;
calc_K(reg8[A]);
cycles -= 4;
break;
case 0x1F: //RAR - rotate A right through carry
temp8 = test_C();
if (reg8[A] & 0x01) set_C(); else clear_C();
reg8[A] = (reg8[A] >> 1) | (temp8 << 7);
cycles -= 4;
/* Verify if RR ops affect K */
clear_V();
break;
case 0x2F: //CMA - complement A
reg8[A] = ~reg8[A];
cycles -= 4;
/* This does not affect flags */
break;
case 0x3F: //CMC - complement carry flag
reg8[FLAGS] ^= 1;
cycles -= 4;
break;
case 0x37: //STC - set carry flag
set_C();
cycles -= 4;
break;
case 0xCB: //RSTv
if (test_V()) {
cycles -= 6;
i8085_push(reg_PC);
reg_PC = 0x40;
}
cycles -= 6;
break;
case 0xC7: //RST n - restart (call n*8)
case 0xD7:
case 0xE7:
case 0xF7:
case 0xCF:
case 0xDF:
case 0xEF:
case 0xFF:
i8085_push(reg_PC);
reg_PC = (uint16_t)((opcode >> 3) & 7) << 3;
cycles -= 12;
break;
case 0xE9: //PCHL - jump to address in H:L
reg_PC = reg16_HL;
/* 6 on 8085 5 on 8080 ... */
cycles -= 6;
break;
case 0xE3: //XTHL - swap H:L with top word on stack
temp16 = i8085_pop();
i8085_push(reg16_HL);
write16_RP(2, temp16);
cycles -= 16;
break;
case 0xF9: //SPHL - set SP to content of HL
reg_SP = reg16_HL;
cycles -= 6;
break;
case 0xDB: //IN p - read input port into A
reg8[A] = i8085_inport(i8085_read(reg_PC++));
cycles -= 10;
break;
case 0xD3: //OUT p - write A to output port
i8085_outport(i8085_read(reg_PC++), reg8[A]);
cycles -= 10;
break;
case 0xFB: //EI - enable intersrupts
INTE = 1;
intprotect = 1;
cycles -= 4;
break;
case 0xF3: //DI - disbale interrupts
INTE = 0;
cycles -= 4;
break;
case 0x76: //HLT - halt processor
reg_PC--;
cycles -= 7;
halted = 1;
break;
case 0x00: //NOP - no operation
cycles -= 4;
break;
case 0x08: // DSUB - 16bit subtraction
/* Does SUB L,C; SBC H,B for flags */
temp8 = reg8[C];
temp16 = (uint16_t)reg8[L] - (uint16_t)temp8;
if ((temp16 & 0x00FF) >= reg8[L] && temp8)
set_C();
else
clear_C();
reg8[L] = (uint8_t)temp16;
/* We don't need the other intermediate flags */
temp8 = reg8[B];
temp16 = (uint16_t)reg8[H] - (uint16_t)temp8 - (uint16_t)test_C();
if (test_C())
calc_subAC_borrow(reg8[H], temp8);
else
calc_subAC(reg8[H], temp8);
calc_Vsub(reg8[H], temp8, test_C());
if ((temp16 & 0x00FF) >= reg8[H] && (temp8 | test_C()))
set_C();
else
clear_C();
calc_SZP((uint8_t)temp16);
calc_K(temp16);
reg8[H] = (uint8_t)temp16;
cycles -= 10;
break;
case 0x10: // ARHL
if (reg16_HL & 1)
set_C();
else
clear_C();
temp16 = reg16_HL >> 1;
if (temp16 & 0x4000)
temp16 |= 0x8000;
i8085_write_reg16(HL, temp16);
cycles -= 7;
break;
case 0x18: // RDEL
/* Affects only CY and V */
temp16 = reg16_DE;
temp8 = test_C();
i8085_write_reg16(DE, (temp16 << 1) + temp8);
if (temp16 & 0x8000)
set_C();
else
clear_C();
cycles -= 10;
/* This seems to be a DAD D,D with carry but
I'm not enitrely sure. FIXME */
calc_Vadd16(temp16, temp16 + temp8);
break;
case 0x20: // RIM
temp8 = reg_IM & 0x07;
if (intpend & INT_RST75)
temp8 |= 0x10;
temp8 |= i8085_get_input() ? 0x80: 0x00;
temp8 |= (intpend & 7) << 4;
reg8[A] = temp8;
cycles -= 4;
break;
case 0x28: // LDHI
i8085_write_reg16(DE, reg16_HL + i8085_read(reg_PC++));
cycles -= 10;
break;
case 0x30: // SIM
if (reg8[A] & 0x08)
reg_IM = reg8[A] & 0x07;
if (reg8[A] & 0x10)
intpend &= ~INT_RST75;
if (reg8[A] & 0x40)
i8085_set_output(reg8[A] & 0x80);
cycles -= 4;
break;
case 0x38: // LDSI
i8085_write_reg16(DE, reg_SP + i8085_read(reg_PC++));
cycles -= 10;
break;
case 0x40: case 0x50: case 0x60: case 0x70: //MOV D,S - move register to register
case 0x41: case 0x51: case 0x61: case 0x71:
case 0x42: case 0x52: case 0x62: case 0x72:
case 0x43: case 0x53: case 0x63: case 0x73:
case 0x44: case 0x54: case 0x64: case 0x74:
case 0x45: case 0x55: case 0x65: case 0x75:
case 0x46: case 0x56: case 0x66:
case 0x47: case 0x57: case 0x67: case 0x77:
case 0x48: case 0x58: case 0x68: case 0x78:
case 0x49: case 0x59: case 0x69: case 0x79:
case 0x4A: case 0x5A: case 0x6A: case 0x7A:
case 0x4B: case 0x5B: case 0x6B: case 0x7B:
case 0x4C: case 0x5C: case 0x6C: case 0x7C:
case 0x4D: case 0x5D: case 0x6D: case 0x7D:
case 0x4E: case 0x5E: case 0x6E: case 0x7E:
case 0x4F: case 0x5F: case 0x6F: case 0x7F:
reg = (opcode >> 3) & 7;
reg2 = opcode & 7;
i8085_write_reg8(reg, i8085_read_reg8(reg2));
if ((reg == M) || (reg2 == M)) {
cycles -= 7;
} else {
cycles -= 4;
}
break;
case 0x06: //MVI D,# - move immediate to register
case 0x16:
case 0x26:
case 0x36:
case 0x0E:
case 0x1E:
case 0x2E:
case 0x3E:
reg = (opcode >> 3) & 7;
i8085_write_reg8(reg, i8085_read(reg_PC++));
if (reg == M) {
cycles -= 10;
} else {
cycles -= 7;
}
break;
case 0x01: //LXI RP,# - load register pair immediate
case 0x11:
case 0x21:
case 0x31:
reg = (opcode >> 4) & 3;
/* Although there are not internal side effects we must put
the two reads on the bus in order */
temp8 = i8085_read(reg_PC);
write_RP(reg, temp8, i8085_read(reg_PC + 1));
reg_PC += 2;
cycles -= 10;
break;
case 0x0A: //LDAX BC - load A indirect through BC
reg8[A] = i8085_read(reg16_BC);
cycles -= 7;
break;
case 0x1A: //LDAX DE - load A indirect through DE
reg8[A] = i8085_read(reg16_DE);
cycles -= 7;
break;
case 0x02: //STAX BC - store A indirect through BC
i8085_write(reg16_BC, reg8[A]);
cycles -= 7;
break;
case 0x12: //STAX DE - store A indirect through DE
i8085_write(reg16_DE, reg8[A]);
cycles -= 7;
break;
case 0x04: //INR D - increment register
case 0x14:
case 0x24:
case 0x34:
case 0x0C:
case 0x1C:
case 0x2C:
case 0x3C:
reg = (opcode >> 3) & 7;
temp8 = i8085_read_reg8(reg); //reg8[reg];
calc_AC(temp8, 1);
calc_SZP(temp8 + 1);
if (temp8 == 0x7F)
set_V();
else
clear_V();
calc_K(temp8+1);
i8085_write_reg8(reg, temp8 + 1); //reg8[reg]++;
if (reg == M) {
cycles -= 10;
} else {
cycles -= 4;
}
break;
case 0x05: //DCR D - decrement register
case 0x15:
case 0x25:
case 0x35:
case 0x0D:
case 0x1D:
case 0x2D:
case 0x3D:
reg = (opcode >> 3) & 7;
temp8 = i8085_read_reg8(reg); //reg8[reg];
calc_subAC(temp8, 1);
calc_SZP(temp8 - 1);
if (temp8 == 0x80)
set_V();
else
clear_V();
calc_K(temp8 - 1);
i8085_write_reg8(reg, temp8 - 1); //reg8[reg]--;
if (reg == M) {
cycles -= 10;
} else {
cycles -= 4;
}
break;
case 0x03: //INX RP - increment register pair
case 0x13:
case 0x23:
case 0x33:
reg = (opcode >> 4) & 3;
temp16 = read_RP(reg) + 1;
if (temp16 == 0x8000)
set_V();
else
clear_V();
if (temp16 == 0x0000)
set_K();
else
clear_K();
write16_RP(reg, temp16);
cycles -= 6;
break;
case 0x0B: //DCX RP - decrement register pair
case 0x1B:
case 0x2B:
case 0x3B:
reg = (opcode >> 4) & 3;
temp16 = read_RP(reg) - 1;
if (temp16 == 0x7FFF)
set_V();
else
clear_V();
if (temp16 == 0xFFFF)
set_K();
else
clear_K();
write16_RP(reg, temp16);
cycles -= 6;
break;
case 0x09: //DAD RP - add register pair to HL
case 0x19:
case 0x29:
case 0x39:
reg = (opcode >> 4) & 3;
calc_Vadd16(reg16_HL, read_RP(reg));
temp32 = (uint32_t)reg16_HL + (uint32_t)read_RP(reg);
write16_RP(2, (uint16_t)temp32);
if (temp32 & 0xFFFF0000) set_C(); else clear_C();
calc_K(temp32 >> 8);;
cycles -= 10;
break;
case 0x80: //ADD S - add register or memory to A
case 0x81:
case 0x82:
case 0x83:
case 0x84:
case 0x85:
case 0x86:
case 0x87:
reg = opcode & 7;
temp8 = i8085_read_reg8(reg);
temp16 = (uint16_t)reg8[A] + (uint16_t)temp8;
if (temp16 & 0xFF00) set_C(); else clear_C();
calc_AC(reg8[A], temp8);
calc_SZP((uint8_t)temp16);
calc_Vadd(reg8[A], temp8, 0);
calc_K(temp16);
reg8[A] = (uint8_t)temp16;
if (reg == M) {
cycles -= 7;
} else {
cycles -= 4;
}
break;
case 0x88: //ADC S - add register or memory to A with carry
case 0x89:
case 0x8A:
case 0x8B:
case 0x8C:
case 0x8D:
case 0x8E:
case 0x8F:
reg = opcode & 7;
temp8 = i8085_read_reg8(reg);
temp16 = (uint16_t)reg8[A] + (uint16_t)temp8 + (uint16_t)test_C();
if (test_C()) calc_AC_carry(reg8[A], temp8); else calc_AC(reg8[A], temp8);
calc_Vadd(reg8[A], temp8, test_C());
if (temp16 & 0xFF00) set_C(); else clear_C();
calc_SZP((uint8_t)temp16);
calc_K(temp16);
reg8[A] = (uint8_t)temp16;
if (reg == M) {
cycles -= 7;
} else {
cycles -= 4;
}
break;
case 0x90: //SUB S - subtract register or memory from A
case 0x91:
case 0x92:
case 0x93:
case 0x94:
case 0x95:
case 0x96:
case 0x97:
reg = opcode & 7;
temp8 = i8085_read_reg8(reg);
temp16 = (uint16_t)reg8[A] - (uint16_t)temp8;
if (((temp16 & 0x00FF) >= reg8[A]) && temp8) set_C(); else clear_C();
calc_subAC(reg8[A], temp8);
calc_SZP((uint8_t)temp16);
calc_Vsub(reg8[A], temp8, 0);
calc_K(temp16);
reg8[A] = (uint8_t)temp16;
if (reg == M) {
cycles -= 7;
} else {
cycles -= 4;
}
break;
case 0x98: //SBB S - subtract register or memory from A with borrow
case 0x99:
case 0x9A:
case 0x9B:
case 0x9C: