This lecture will discuss handshaking and techniques for sending data across different clock domains.
- 16.7-16.9 from RTL Hardware Design Using VHDL
- Understand the need for handshaking
- Four phase protocol approach
- Two phase protocol approach
- Single phase protocol approach (and its limitations)
- FIFOs and their purpose