We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Source: ahb_lite_bus.sv
https://spdocs.synopsys.com/dow_retrieve/qsc-t/dg/dcolh/T-2022.03/dcolh/Default.htm#manpages/synn/ELAB.htm#ELAB-123 https://solvnetplus.synopsys.com/s/article/How-Does-Elaboration-Represent-Arrays-of-Interfaces-1576165809529
Two options:
Configuring our synth environment with: hdlin_interface_port_downto true Global impact to all RTL file read. Not acceptable.
Change the port ordering in ahb_lite_bus.sv. See modified RTL here. Trial in progress: ahb_lite_bus.sv.tar.gz
The text was updated successfully, but these errors were encountered:
Code change provided resolved the ELAB-123 Error.
Sorry, something went wrong.
Nitsirks
Successfully merging a pull request may close this issue.
Source: ahb_lite_bus.sv
https://spdocs.synopsys.com/dow_retrieve/qsc-t/dg/dcolh/T-2022.03/dcolh/Default.htm#manpages/synn/ELAB.htm#ELAB-123
https://solvnetplus.synopsys.com/s/article/How-Does-Elaboration-Represent-Arrays-of-Interfaces-1576165809529
Two options:
Configuring our synth environment with: hdlin_interface_port_downto true
Global impact to all RTL file read.
Not acceptable.
Change the port ordering in ahb_lite_bus.sv.
See modified RTL here. Trial in progress:
ahb_lite_bus.sv.tar.gz
The text was updated successfully, but these errors were encountered: