Skip to content
View fangyzh26's full-sized avatar

Block or report fangyzh26

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AHB_SRAM AHB_SRAM Public

    Verilog 21 7

  2. FIFO FIFO Public

    包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)

    Verilog 20 5

  3. spi spi Public

    Verilog 9 4

  4. uart uart Public

    Verilog 8 5

  5. APB_SRAM APB_SRAM Public

    Verilog 8 1

  6. IIC IIC Public

    Verilog 4 3