-
Notifications
You must be signed in to change notification settings - Fork 440
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
FPGA Board #26
Comments
I think Geohot used Xilinx Arty (Artix 7) |
I am working on making it happen on a cheap Sipeed Nano 9k You can follow it here: https://corelayer.pro |
Here's a start - did both of them back in 2020. Hotz inspired me with the Risc-V and its been going on since then. mips, nand-tools. Also wanted to do Risc-V one but the idea is the same. Just different instruction encodings. I also built a single cycle without and pipeline in VHDL recent. If anyone is interested I can open source it. |
What FPGA board would be sufficient to do this course?
The text was updated successfully, but these errors were encountered: