Skip to content
View kashifminhas's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report kashifminhas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. IBEX-Design-Verification-Environment IBEX-Design-Verification-Environment Public

    RISCV-DV based UVM Environment for IBEX Core

    SystemVerilog 6

  2. AMBA-3-AHB-Lite AMBA-3-AHB-Lite Public

    System Verilog Test-bench for verification of AMBA 3 AHB-Lite

    SystemVerilog 2

  3. UVM_PROJECT_AHB3_SLAVE UVM_PROJECT_AHB3_SLAVE Public

    Directed Testing of AHB3_SLAVE

    SystemVerilog

  4. riscv-isa-sim riscv-isa-sim Public

    Forked from riscv-software-src/riscv-isa-sim

    Spike, a RISC-V ISA Simulator

    C

  5. riscv-fast-interrupt riscv-fast-interrupt Public

    Forked from riscv/riscv-fast-interrupt

    Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)

    Assembly