Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

no files matched glob pattern "*.sof" #18

Open
RDMMDLC opened this issue Oct 19, 2021 · 2 comments
Open

no files matched glob pattern "*.sof" #18

RDMMDLC opened this issue Oct 19, 2021 · 2 comments

Comments

@RDMMDLC
Copy link

RDMMDLC commented Oct 19, 2021

program-fpga-board.bat


no files matched glob pattern "*.sof"
while executing
"glob *.sof"
invoked from within
"set sof_files [glob *.sof]"
(file "program-fpga-board.tcl" line 69)

Error (23031): Evaluation of Tcl script program-fpga-board.tcl unsuccessful
Error: Quartus Prime Signal Tap was unsuccessful. 1 error, 0 warnings
Error: Peak virtual memory: 424 megabytes
Error: Processing ended: Tue Oct 19 23:38:12 2021
Error: Elapsed time: 00:00:02
Error: Total CPU time (on all processors): 00:00:00
Presione una tecla para continuar . . .

@RDMMDLC
Copy link
Author

RDMMDLC commented Oct 19, 2021

Which SOF would you like to use? 1

Selected SOF file: ltcminer.sof

Programming ...

Result: Info: ******************************************************************
*
Info: Running Quartus Prime Programmer
Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Info: Copyright (C) 2020 Intel Corporation. All rights reserved.
Info: Your use of Intel Corporation's design tools, logic functions
Info: and other software and tools, and any partner logic
Info: functions, and any output files from any of the foregoing
Info: (including device programming or simulation files), and any
Info: associated documentation or information are expressly subject
Info: to the terms and conditions of the Intel Program License
Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
Info: the Intel FPGA IP License Agreement, or other applicable license
Info: agreement, including, without limitation, that your use is for
Info: the sole purpose of programming logic devices manufactured by
Info: Intel and sold by Intel or its authorized distributors. Please
Info: refer to the applicable agreement for further details, at
Info: https://fpgasoftware.intel.com/eula.
Info: Processing started: Wed Oct 20 01:33:37 2021
Info: Command: quartus_pgm -c "USB-Blaster [USB-0]" -m JTAG -o P;ltcminer.sof
Info (213045): Using programming cable "USB-Blaster [USB-0]"
Info (213011): Using programming file ltcminer.sof with checksum 0x00D177D7 for
device EP4CE22F17@1
Info (209060): Started Programmer operation at Wed Oct 20 01:33:38 2021
Error (209015): Can't configure device. Expected JTAG ID code 0x020F30DD for dev
ice 1, but found JTAG ID code 0x020F10DD. Make sure the location of the target d
evice on the circuit board matches the device's location in the device chain in
the Chain Description File (.cdf).
Error (209012): Operation failed
Info (209061): Ended Programmer operation at Wed Oct 20 01:33:38 2021
Error: Quartus Prime Programmer was unsuccessful. 2 errors, 0 warnings
Error: Peak virtual memory: 295 megabytes
Error: Processing ended: Wed Oct 20 01:33:38 2021
Error: Elapsed time: 00:00:01
Error: Total CPU time (on all processors): 00:00:01
child process exited abnormally

ERROR: Programming failed.

Info (23030): Evaluation of Tcl script program-fpga-board.tcl was successful
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 425 megabytes
Info: Processing ended: Wed Oct 20 01:33:38 2021
Info: Elapsed time: 00:00:05
Info: Total CPU time (on all processors): 00:00:00
Presione una tecla para continuar . . .

@RDMMDLC
Copy link
Author

RDMMDLC commented Oct 19, 2021

info altera cyclone iv EP4CE6E22C8N

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant