forked from zachcoyle/vemulator-libretro
-
Notifications
You must be signed in to change notification settings - Fork 0
/
t1.cpp
148 lines (116 loc) · 3.73 KB
/
t1.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
/*
Copyright (c) 2019, Mahmoud N. Jaoune
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
* Neither the name of the <organization> nor the
names of its contributors may be used to endorse or promote products
derived from this software without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include "t1.h"
VE_VMS_TIMER1::VE_VMS_TIMER1(VE_VMS_RAM *_ram, VE_VMS_INTERRUPTS *_intHandler, VE_VMS_AUDIO *_audio)
{
ram = _ram;
intHandler = _intHandler;
audio = _audio;
TRLStarted = 0;
TRHStarted = 0;
}
VE_VMS_TIMER1::~VE_VMS_TIMER1()
{
}
void VE_VMS_TIMER1::runTimer()
{
int TCNT_data = ram->readByte_RAW(T1CNT); //Timer control register
bool TRLEnabled;
bool TRHEnabled;
bool TRLONGEnabled;
TRLEnabled = (TCNT_data & 64) != 0;
TRHEnabled = (TCNT_data & 128) != 0;
TRLONGEnabled = (TCNT_data & 32) != 0;
//Increase timers
if(TRLEnabled)
{
if(TRLStarted++ == 0)
{
ram->T1RL_data = ram->readByte_RAW(T1LR);
audio->setT1(ram->T1RL_data);
//printf("Started T1RL\n");
}
ram->T1RL_data++;
if(TRLONGEnabled && !TRHEnabled) ram->T1RL_data++; //Tcyc/2, equivalent to ram->T1RL_data += 2;
}
else
{
ram->T1RL_data = ram->readByte_RAW(T1LR);
TRLStarted = 0;
}
audio->setEnabled(TRLEnabled & !TRLONGEnabled);
if(TRHEnabled)
{
TRHStarted++;
if(!TRLONGEnabled) ram->T1RH_data++;
}
else
{
ram->T1RH_data = ram->readByte_RAW(T1HR);
TRHStarted = 0;
}
//Overflow in ram->T1RL_data, 8-bit mode
if(ram->T1RL_data > 255 && !TRLONGEnabled)
{
TCNT_data |= 2;
if ((TCNT_data & 1) != 0) intHandler->setT1HLOV();
//Stop timer
//TCNT_data &= 0xBF;
//Reload contents
ram->T1RL_data = ram->readByte_RAW(T1LR);
}
//Overflow in ram->T1RL_data, 16-bit mode
else if(ram->T1RL_data > 255 && TRLONGEnabled)
{
ram->T1RH_data++;
//Reload contents
ram->T1RL_data = ram->readByte_RAW(T0LR);
}
//Overflow in ram->T1RH_data, 8-bit mode
if(ram->T1RH_data > 255 && !TRLONGEnabled)
{
TCNT_data |= 8;
if ((TCNT_data & 4) != 0) intHandler->setT1HLOV();
//Stop timer
//TCNT_data &= 0x7F;
//Reload contents
ram->T1RH_data = ram->readByte_RAW(T1HR);
}
//Overflow in 16-bit mode
else if(ram->T1RH_data > 255 && TRLONGEnabled)
{
TCNT_data |= 2;
TCNT_data |= 8;
if ((TCNT_data & 4) != 0) intHandler->setT1HLOV();
//Stop both timers
//TCNT_data &= 0x1F;
//Reload contents
ram->T1RL_data = ram->readByte_RAW(T1LR);
ram->T1RH_data = ram->readByte_RAW(T1HR);
}
//ram->writeByte_RAW(ram->T1LR, ram->T1RL_data);
//ram->writeByte_RAW(ram->T1HR, ram->T1RH_data);
ram->writeByte_RAW(T1CNT, TCNT_data);
}