Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

rstmgr tb.sv needs to be ipgened #25321

Open
Razer6 opened this issue Nov 22, 2024 · 0 comments
Open

rstmgr tb.sv needs to be ipgened #25321

Razer6 opened this issue Nov 22, 2024 · 0 comments
Assignees
@matutem

Comments

@Razer6
Copy link
Member

Razer6 commented Nov 22, 2024

Rstmgr is ipgened and creates the clock inputs depending on the ipgen configuration.

The associated testbench in tb.sv is however not yet templated but hardcoded to the reset configuration for Earlgrey.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@matutem matutem

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@Razer6 @matutem