-
Notifications
You must be signed in to change notification settings - Fork 0
/
index.html
239 lines (179 loc) · 7.83 KB
/
index.html
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Mukul Lokhande, Associate Software Developer + Front-end Developer</title>
<link href="https://fonts.googleapis.com/css?family=Caveat|Montserrat:400,600&display=swap" rel="stylesheet">
<link rel="stylesheet" href="css/styles.css">
</head>
<body>
<main>
<!-- *************** ABOUT / PROFILE **************** -->
<header>
<div class="content-wrap">
<section>
<h1>Mukul Lokhande</h1>
<h2>Associate Software Developer + Front-end Developer</h2>
<p>As a front end developer, I am aware of HTML5, CSS3, PHP, JavaScript.</p>
<p>As a Software developer, I am aware of C, Java, Python, SQL Database, Data Structures, Algorithms.</p>
<p>As a Core Electronics Student, I know MATLAB, VHDL, Verilog, System Verilog, TCL Scripting,
<br> Designing Tools like Cadence (Virtuoso), Xilinx ISE, Vivado, ModelSim, Keil, Proteus and
<br> worked on Hardwares like Spartan-6, Spartan-3E, Virtex-5, LPC2148, MC8051.
</p>
</div>
</header>
<!-- ************ PROJECTS / PORTFOLIO ************** -->
<section class="projects">
<div class="content-wrap divider">
<h2>Featured Projects</h2>
<p>View selected projects below.</a></p>
<!-- Project 1 -->
<section class="project-item">
<h3>Implementation of IEEE paper on “Low Power, High Speed, Low Propagation delay 1bit full adder using 45nm technology”</h3>
<p>
<ul>
<li>Study of conventional CMOS cell(1bit adder using 28 transistors) and Gate diffusion full adder cell.</li>
<li>Study of transient responses of Proposed full adder cell using XOR and XNOR modules.</li>
<li>Calculation of Power, Delays and Analysis.</li>
<li>Observed around 90% power saving, 60% delay reduction at 100MHz.</li>
</ul>
</p>
</section>
<!-- Project 2 -->
<section class="project-item">
<h3>Automatic Temperature Controlled AC/heater</h3>
<p>
<ul>
<li>Detection of the temperature from Temperature Sensor and <br>feed to Analog to Digital Converter to get Digital value.</li>
<li>Temperature based action using the microcontroller 8051.</li>
<li>Display the temperature and the status (AC/heater - on / off) on the LCD display.</li>
</ul>
</p>
</section>
<!-- Project 3 -->
<section class="project-item">
<h3>Portfolio Website </h3>
<p>
<ul>
<li>Created website using HTML5.</li>
<li>Styling using CSS3.</li>
</ul>
</p>
</section>
</div>
</section>
<!-- **************** WORK EXPERIENCE ******************** -->
<section class="work-experience">
<div class="content-wrap item-details divider">
<h2>Work Experience</h2>
<p>See my complete work history.</p>
<!-- Job 1 -->
<section class="job-item">
<div class="job-details">
<h3>Intern Electrical</h3>
<p>Allyone Advanced Stability solutions, MIDC Malegaon, Nashik</p>
<p>November, 2018</p>
</div>
<div class="job-summary">
<p>Schematic design of Ladder logic for PLC, making flowchart for different PID controllers, HMI Communication, PLC testing, along with visited all departments.</P>
</div>
</section>
<!-- Job 2 -->
<section class="job-item">
<div class="job-details">
<h3>Project Trainee</h3>
<p>1 Rupee ST</p>
<p>July 2019 - October 2019</p>
</div>
<div class="job-summary">
<p>Managed five teams as Team Leader working on different projects on FPGA.</p>
<!-- Project 4-->
<section class="project-item">
<h3>Implementation of FIFO (First In First Out) Using FPGA</h3>
<p>
<ul>
<li>This project followed industry standard project planning as
<ol>
<li>Market Survey</li>
<li>Specification Extraction</li>
<li>Architecture – Microarchitecture design</li>
<li>RTL Design and Verification</li>
</li>
</ol>
<li>Assembling the modules designed by team members and keeping track of project work.</li>
<li>Implementation of asynchronous FIFO on Spartan 3E FPGA.</li>
</ul>
<a class="btn" href="https://drive.google.com/drive/folders/1ySOGpP6DlEFzIYnIoKtGVQgTjco-qRrl?usp=sharing" target="_blank">View the complete project here,</a>
</p>
</section>
<h4>Advanced Digital design and Verilog training.</h4>
<ul>
<li>Architecture and Micro-architecture design</li>
<li>Performance improvement techniques<br>(Area,Speed,Power and Timing) </li>
<li>Moore and Mealy FSM design, Controller Optimization</li>
<li>Multiple Clock domain design and data integrity</li>
<li>Introduction to ASIC design</li>
<li><h5>Implementation of 4 bit ALU on Spartan 6 FPGA</h5></li>
</ul>
</div>
</section>
</div>
</section>
<!-- ************* EDUCATION & CERTIFICATIONS *********** -->
<section class="education">
<div class="content-wrap item-details">
<h2>Education</h2>
<section>
<h3>SGGS Institute of Engineering & Technology, Nanded. (SRTM, University)</h3>
<p>Bachelor of Technology, 2020 </p>
<p>Electronics and Telecommunication Engineering, 67.60%</p>
<p>4 years full-time program covering
<ul>
<li>Engineering Mathematics, Physics</li>
<li>Electronic Devices and Circuits ,Instrumentation</li>
<li>Analog and Digital Circuits Design</li>
<li>Control Systems</li>
<li>Analog and Digital Communication</li>
<li>Embedded Systems, Microcontrollers and processors</li>
<li>VLSI Design: Microelectronics and Digital Design</li>
<li>Signal Processing: Deep Learning, Machine Learning</li>
</ul>
</p>
</section>
<section>
<h3>Maharashtra Higher State Pune Board.</h3>
<p>Junior College (Science), 2016 </p>
<p> 80.62 %</p>
</section>
<section>
<h3>Maharashtra State Nashik Division Board.</h3>
<p>High School, 2014</p>
<p> 89.80 % </p>
</section>
</div>
</section>
<!-- ************ CONTACT INFO / SOCIAL MEDIA ************ -->
<footer>
<img src="images/mukul_self.jpg" alt="Mukul Self Photo" border = "5" align = "right" height = "325" width = "250">
<div class="content-wrap">
<h2>Let's Keep in Touch!</h2>
<!-- Social media and contact links. Add or remove any networks. -->
<ul class="contact-list">
<li><a href="mailto:[email protected]">Personal Mails</a></li>
<li><a href="mailto:[email protected]">Professional Mails</a></li>
<li><a href="tel:+919890687741">Personal Number</a></li>
<li><a href="#" target="_blank">Mukul Lokhande</a></li>
</ul>
<ul class="contact-list">
<li><a href="https://wa.me/+917744061063">Whatsapp</a></li>
<li><a href="https://www.linkedin.com/in/mukullokhande99/" target="_blank">LinkedIn</a></li>
<li><a href="https://twitter.com/mukullokhande77" target="_blank">Twitter</a></li>
<li><a href="https://www.facebook.com/mukul.lokhande.077" target="_blank">Facebook</a></li>
<li><a href= "https://www.instagram.com/_mukul_lokhande_7/" target="_blank">Instagram</a></li>
</ul>
</div>
</footer>
</main>
</body>
</html>