Skip to content
This repository has been archived by the owner on Jul 3, 2024. It is now read-only.

Commit

Permalink
Change aon block reg-name to "control"
Browse files Browse the repository at this point in the history
  • Loading branch information
sctincman committed Apr 12, 2020
1 parent eb3a3b0 commit ba21b47
Show file tree
Hide file tree
Showing 4 changed files with 4 additions and 4 deletions.
2 changes: 1 addition & 1 deletion bsp/qemu-sifive-e31/core.dts
Original file line number Diff line number Diff line change
Expand Up @@ -86,7 +86,7 @@
aon: aon@10000000 {
compatible = "sifive,aon0";
reg = <0x10000000 0x8000>;
reg-names = "mem";
reg-names = "control";
};
prci: prci@10008000 {
compatible = "sifive,fe310-g000,prci";
Expand Down
2 changes: 1 addition & 1 deletion bsp/qemu-sifive-s51/core.dts
Original file line number Diff line number Diff line change
Expand Up @@ -89,7 +89,7 @@
aon: aon@10000000 {
compatible = "sifive,aon0";
reg = <0x10000000 0x8000>;
reg-names = "mem";
reg-names = "control";
};

prci: prci@10008000 {
Expand Down
2 changes: 1 addition & 1 deletion bsp/sifive-hifive1-revb/core.dts
Original file line number Diff line number Diff line change
Expand Up @@ -123,7 +123,7 @@
aon: aon@10000000 {
compatible = "sifive,aon0";
reg = <0x10000000 0x8000>;
reg-names = "mem";
reg-names = "control";
interrupt-parent = <&plic>;
interrupts = <1 2>;
clocks = <&lfclk>;
Expand Down
2 changes: 1 addition & 1 deletion bsp/sifive-hifive1/core.dts
Original file line number Diff line number Diff line change
Expand Up @@ -85,7 +85,7 @@
aon: aon@10000000 {
compatible = "sifive,aon0";
reg = <0x10000000 0x8000>;
reg-names = "mem";
reg-names = "control";
};

prci: prci@10008000 {
Expand Down

0 comments on commit ba21b47

Please sign in to comment.