Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Missing libraries #1

Open
kamejoko80 opened this issue Jul 5, 2019 · 6 comments
Open

Missing libraries #1

kamejoko80 opened this issue Jul 5, 2019 · 6 comments

Comments

@kamejoko80
Copy link

kamejoko80 commented Jul 5, 2019

Hi Skatanik,

Thank you for sharing the source code.
I've tried to sysnthesize the source code by using Quartus Prime 18.0 but not successfull because of missing libraries

  1. avalon_mm_manager
  2. sync_2ff
  3. altera_generic_fifo
  4. ecc_calc
  5. crc_calculator

Would you please to provide them ?

@skatanik
Copy link
Owner

skatanik commented Jul 5, 2019

Hello kamejoko80!

Of course i will add missing modules. I couldn't test this module in real hardware so if you are able to test it please write me whenever you have any issues or questions.

@kamejoko80
Copy link
Author

Hello skatanik,

Thanks for your response.

Let me try to simulate your mipi controller first then test it on the real HW, but it takes time to prepare some things such as development kit, HW design.

Is there anyway to avoid vendor specific primitives usage in the design such as PLL, FIFO buffer... Is this source code just supports Altera FPGA only right ?

@skatanik
Copy link
Owner

Yes, i was writing this controller for using with Altera FPGA. But actually the only Altera IP core i used is FIFO. This design uses single and dual clock FIFOs. But as you can see component altera_generic_fifo is just a wrapper for Altera FIFO IP cores, so if it is needed you can easily replace Altera FIFO in this wrapper with any other FIFO.

@kamejoko80
Copy link
Author

Hello skatanik,

Got it,
I'll try and report the result when done.
Thank you very much.

@Albert-Siu
Copy link

Albert-Siu commented Feb 10, 2021

We had downloaded the project and intended to perform simulation with Quartus Modelsim. We first opened Quartus project "dsi_controller_test.qpf" then synthesis ("Start Analysis & Elaboration"). However, Quartus prompted "Tcl Script file top_level_system/synthesis/top_level_system.qip not find". So, would you mind providing the following information:

  1. Some instruction on the way to perform Modelsim simulation for us to follow.
  2. Top level module of the the project.

@skatanik
Copy link
Owner

Occasionally i've moved this project to another repo: https://github.com/skatanik/hdmi2dsi_board
unfortunately i didn't work with quartus project for a while because i switched to xilinx. But as i remember in quartus there is Nios II core inside, so first you need to compile binaries for it. And then just run testbench file.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants