Fix Timer::syst

stm32-rs · Jun 24, 2020 · 48eb5fe · 48eb5fe
1 parent 8a69f77
commit 48eb5fe
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/CHANGELOG.md b/CHANGELOG.md
@@ -14,6 +14,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
 ### Fixed
 
 - Fix wrong frequency reported by `MonoTimer`
+- Fix wrong timings generated by `Timer::syst` 
 - Fix period retrieval for timers
 
 ### Changed
@@ -23,7 +24,6 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
 - Improve `SPI` documentation
 - Improve `RCC` and `AFIO` register documentation
 
-
 ## [v0.6.0] - 2020-06-06
 
 ### Breaking changes

diff --git a/src/timer.rs b/src/timer.rs
@@ -163,7 +163,7 @@ impl Timer<SYST> {
         syst.set_clock_source(SystClkSource::Core);
         Self {
             tim: syst,
-            clk: clocks.sysclk(),
+            clk: clocks.hclk(),
         }
     }