Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Enable Lakeroad annotations of single operators/enable finer grain annotation #6

Open
gussmith23 opened this issue Sep 27, 2023 · 0 comments
Open

Enable Lakeroad annotations of single operators/enable finer grain annotation #6

gussmith23 opened this issue Sep 27, 2023 · 0 comments
Assignees
@gussmith23

Comments

@gussmith23
Copy link

You can put Verilog annotations on finer-grained constructs than just modules. We could enable the Lakeroad pass to handle annotations on finer-grained things.
@gussmith23 gussmith23 self-assigned this Sep 27, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@gussmith23 gussmith23

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@gussmith23