Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[aapcs64] Describe the FPMR register and the FP8 types #273

Merged
merged 11 commits into from
Oct 28, 2024

Conversation

momchil-velikov
Copy link
Contributor

@momchil-velikov momchil-velikov commented Jul 17, 2024

  • Add a description of the FPMR register. The FPMR register
    is used to control operations with FP8 operands. It is expected
    that this register may need to be set more than once per
    function, hence it is considered a temporary register
    (clobbered by function calls).

  • Add descriptions of the modal 8-bit floating point types: scalar,
    short-vector, and scalable vector. The respective parameter
    passing rules effectively state that values of these types are
    passed to and returned from functions in FP/vector registers, which
    reflects the typical and anticipated place of such values in instruction
    operands.

aapcs64/aapcs64.rst Outdated Show resolved Hide resolved
aapcs64/aapcs64.rst Outdated Show resolved Hide resolved
aapcs64/aapcs64.rst Outdated Show resolved Hide resolved
@momchil-velikov momchil-velikov changed the title [aapcs64] Describe the FPMR register [aapcs64] Describe the FPMR register and the FP8 types Sep 13, 2024
aapcs64/aapcs64.rst Show resolved Hide resolved
aapcs64/aapcs64.rst Outdated Show resolved Hide resolved
@momchil-velikov momchil-velikov marked this pull request as draft September 30, 2024 09:25
aapcs64/aapcs64.rst Outdated Show resolved Hide resolved
@momchil-velikov momchil-velikov marked this pull request as ready for review October 15, 2024 09:16
Change-Id: Ie032d9b6ce01a27170f5ce9acbcea3910709cb1f
Change-Id: Ib924865cd666235863e1a1b53222a7dcebad0f1e
Change-Id: Ie51735d57f32f21c95f62ae0647344ccbe627ca8
Change-Id: I3818ad4bc33c5bce98314f1a67b06dc0ba520bdb
Change-Id: Idd90f08498c2e8b207218bf97e66747e6b61037a
Change-Id: I687854ddf3f87e0e7642b8ecf617740721f3bb6c
Change-Id: I1c3f74cd8adf665b20619aa0e3a6fd4a200f9997
Change-Id: I4c9210828052471b73a358542752cf3f7ec3405a
Change-Id: Ib9481fe1a006adf7829493a0e2983b821f299b08
Change-Id: Ie212dfd9a079b9e263456855da7ff55674b90f22
@momchil-velikov
Copy link
Contributor Author

Rebased to resolve conflict and fix CI.

Change-Id: Ifa3a90957106b49ae51f07e672ce7f91924e8a9c
@smithp35 smithp35 merged commit 76d5612 into ARM-software:main Oct 28, 2024
1 check passed
smithp35 pushed a commit to smithp35/abi-aa that referenced this pull request Nov 14, 2024
)

- Add a description of the FPMR register. The FPMR register
  is used to control operations with FP8 operands. It is expected
  that this register may need to be set more than once per
  function, hence it is considered a temporary register
  (clobbered by function calls).

- Add descriptions of the modal 8-bit floating point types: scalar,
   short-vector, and scalable vector. The respective parameter
   passing rules effectively state that values of these types are
   passed to and returned from functions in FP/vector registers, which
reflects the typical and anticipated place of such values in instruction
   operands.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

7 participants