Skip to content

Commit

Permalink
Update core.sv
Browse files Browse the repository at this point in the history
  • Loading branch information
AndrejChoo authored Sep 23, 2023
1 parent 5c9256c commit 560adc8
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion firmware/altera/core.sv
Original file line number Diff line number Diff line change
Expand Up @@ -1091,7 +1091,7 @@ begin
ADIW: RALU16 = {r[{2'b11, opcode0[5:4], 1'b1}],r[{2'b11, opcode0[5:4], 1'b0}]} + {opcode0[7:6],opcode0[3:0]};
AND: RALU = r[(opcode0[8:4])] & r[{opcode0[9],opcode0[3:0]}];
ANDI: RALU = r[{1'b1, opcode0[7:4]}] & {opcode0[11:8],opcode0[3:0]};
ASR: RALU = {r[(opcode0[8:4])][7],r[(opcode0[8:4])][6:1]};
ASR: RALU = {r[(opcode0[8:4])][7],r[(opcode0[8:4])][7:1]};
CPI: begin RALU = r[{1'b1, opcode0[7:4]}] - {opcode0[11:8],opcode0[3:0]}; operand = {opcode0[11:8],opcode0[3:0]}; end
COM: RALU = 8'hFF - r[(opcode0[8:4])];
CPSE: RALU = r[(opcode0[8:4])] - r[{opcode0[9], opcode0[3:0]}];
Expand Down

0 comments on commit 560adc8

Please sign in to comment.