Usually tinkering with VHDL Mode for Sublime Text
EE specializing in digital board design and HDL design of FPGAs
- Lenexa, KS
Popular repositories Loading
-
hexl-inspect
hexl-inspect PublicAn Elisp module for adding data inspection capabilities to hexl-mode
Emacs Lisp 2
-
HDL-Outliner
HDL-Outliner PublicA package for Sublime Text that creates a project outline for a VHDL/Verilog HDL source code tree
-
sublime-synopsys-constraints
sublime-synopsys-constraints PublicForked from leoheck/sublime-synopsys-constraints
Sublime Text Synopsys Constraints Syntax (.sdc)
-
BB2-Discord-Bot
BB2-Discord-Bot PublicA Discord Bot for handling casual Blood Bowl 2 tournament information
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.