A didactic platform written in System Verilog language. It includes: a bus, a master component, and two slave components. See doc/introduction.pdf for more details.
- make
- g++
- vcs
- a-team (only for temporal assertion mining)
cd vcs.simulation
make compile_s
make run_s