The project is about design, implementation and testing of a 16-bit multi-cycle RISC processor. Each instruction is of 16-bit (2 bytes) and passes through five cycles (max) IF, ID, EX, MEMR and WB similar to the standard MIPS Processor.
-
Notifications
You must be signed in to change notification settings - Fork 0
16 Bit RISC Processor
License
anantanurag/CSF342-16bit-Proc
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
16 Bit RISC Processor
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published