Skip to content

Commit

Permalink
stm32/af_csv: Update all existing chip_af.csv files.
Browse files Browse the repository at this point in the history
Signed-off-by: Andrew Leech <[email protected]>
  • Loading branch information
pi-anl committed Oct 16, 2023
1 parent 4497a80 commit 8dcc2d6
Show file tree
Hide file tree
Showing 27 changed files with 3,186 additions and 3,233 deletions.
175 changes: 85 additions & 90 deletions ports/stm32/boards/stm32f091_af.csv
Original file line number Diff line number Diff line change
@@ -1,90 +1,85 @@
Port,Pin,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7,,,,,,,,,
,,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7,,,,,,,,,ADC
PortA,PA0,,USART2_CTS,TIM2_CH1_ETR,TSC_G1_IO1,USART4_TX,,,COMP1_OUT,,,,,,,,,ADC1_IN0
PortA,PA1,EVENTOUT,USART2_RTS,TIM2_CH2,TSC_G1_IO2,USART4_RX,TIM15_CH1N,,,,,,,,,,,ADC1_IN1
PortA,PA2,TIM15_CH1,USART2_TX,TIM2_CH3,TSC_G1_IO3,,,,COMP2_OUT,,,,,,,,,ADC1_IN2
PortA,PA3,TIM15_CH2,USART2_RX,TIM2_CH4,TSC_G1_IO4,,,,,,,,,,,,,ADC1_IN3
PortA,PA4,SPI1_NSS/I2S1_WS,USART2_CK,,TSC_G2_IO1,TIM14_CH1,USART6_TX,,,,,,,,,,,ADC1_IN4
PortA,PA5,SPI1_SCK/I2S1_CK,CEC,TIM2_CH1_ETR,TSC_G2_IO2,,USART6_RX,,,,,,,,,,,ADC1_IN5
PortA,PA6,SPI1_MISO/I2S1_MCK,TIM3_CH1,TIM1_BKIN,TSC_G2_IO3,USART3_CTS,TIM16_CH1,EVENTOUT,COMP1_OUT,,,,,,,,,ADC1_IN6
PortA,PA7,SPI1_MOSI/I2S1_SD,TIM3_CH2,TIM1_CH1N,TSC_G2_IO4,TIM14_CH1,TIM17_CH1,EVENTOUT,COMP2_OUT,,,,,,,,,ADC1_IN7
PortA,PA8,MCO,USART1_CK,TIM1_CH1,EVENTOUT,CRS_SYNC,,,,,,,,,,,,
PortA,PA9,TIM15_BKIN,USART1_TX,TIM1_CH2,TSC_G4_IO1,I2C1_SCL,MCO,,,,,,,,,,,
PortA,PA10,TIM17_BKIN,USART1_RX,TIM1_CH3,TSC_G4_IO2,I2C1_SDA,,,,,,,,,,,,
PortA,PA11,EVENTOUT,USART1_CTS,TIM1_CH4,TSC_G4_IO3,CAN1_RX,I2C2_SCL,,COMP1_OUT,,,,,,,,,
PortA,PA12,EVENTOUT,USART1_RTS,TIM1_ETR,TSC_G4_IO4,CAN1_TX,I2C2_SDA,,COMP2_OUT,,,,,,,,,
PortA,PA13,SWDIO,IR_OUT,,,,,,,,,,,,,,,
PortA,PA14,SWCLK,USART2_TX,,,,,,,,,,,,,,,
PortA,PA15,SPI1_NSS/I2S1_WS,USART2_RX,TIM2_CH1_ETR,EVENTOUT,USART4_RTS,,,,,,,,,,,,
PortB,PB0,EVENTOUT,TIM3_CH3,TIM1_CH2N,TSC_G3_IO2,USART3_CK,,,,,,,,,,,,ADC1_IN8
PortB,PB1,TIM14_CH1,TIM3_CH4,TIM1_CH3N,TSC_G3_IO3,USART3_RTS,,,,,,,,,,,,ADC1_IN9
PortB,PB2,,,,TSC_G3_IO4,,,,,,,,,,,,,
PortB,PB3,SPI1_SCK/I2S1_CK,EVENTOUT,TIM2_CH2,TSC_G5_IO1,USART5_TX,,,,,,,,,,
PortB,PB4,SPI1_MISO/I2S1_MCK,TIM3_CH1,EVENTOUT,TSC_G5_IO2,USART5_RX,TIM17_BKIN,,,,,,,,,
PortB,PB5,SPI1_MOSI/I2S1_SD,TIM3_CH2,TIM16_BKIN,I2C1_SMBA,USART5_CK/USART5_RTS,,,,,,,,,,
PortB,PB6,USART1_TX,I2C1_SCL,TIM16_CH1N,TSC_G5_IO3,,,,,,,,,,,
PortB,PB7,USART1_RX,I2C1_SDA,TIM17_CH1N,TSC_G5_IO4,USART4_CTS,,,,,,,,,,
PortB,PB8,CEC,I2C1_SCL,TIM16_CH1,TSC_SYNC,CAN1_RX,,,,,,,,,,
PortB,PB9,IR_OUT,I2C1_SDA,TIM17_CH1,EVENTOUT,CAN1_TX,SPI2_NSS/I2S2_WS,,,,,,,,,
PortB,PB10,CEC,I2C2_SCL,TIM2_CH3,TSC_SYNC,USART3_TX,SPI2_SCK/I2S2_CK,,,,,,,,,
PortB,PB11,EVENTOUT,I2C2_SDA,TIM2_CH4,TSC_G6_IO1,USART3_RX,,,,,,,,,,
PortB,PB12,SPI2_NSS/I2S2_WS,EVENTOUT,TIM1_BKIN,TSC_G6_IO2,USART3_CK,TIM15_BKIN,,,,,,,,,
PortB,PB13,SPI2_SCK/I2S2_CK,,TIM1_CH1N,TSC_G6_IO3,USART3_CTS,I2C2_SCL,,,,,,,,,
PortB,PB14,SPI2_MISO/I2S2_MCK,TIM15_CH1,TIM1_CH2N,TSC_G6_IO4,USART3_RTS,I2C2_SDA,,,,,,,,,
PortB,PB15,SPI2_MOSI/I2S2_SD,TIM15_CH2,TIM1_CH3N,TIM15_CH1N,,,,,,,,,,,
PortC,PC0,EVENTOUT,USART7_TX,USART6_TX,,,,,,,,,,,,,,ADC1_IN10
PortC,PC1,EVENTOUT,USART7_RX,USART6_RX,,,,,,,,,,,,,,ADC1_IN11
PortC,PC2,EVENTOUT,SPI2_MISO/I2S2_MCK,USART8_TX,,,,,,,,,,,,,,ADC1_IN12
PortC,PC3,EVENTOUT,SPI2_MOSI/I2S2_SD,USART8_RX,,,,,,,,,,,,,,ADC1_IN13
PortC,PC4,EVENTOUT,USART3_TX,,,,,,,,,,,,,,,ADC1_IN14
PortC,PC5,TSC_G3_IO1,USART3_RX,,,,,,,,,,,,,,,ADC1_IN15
PortC,PC6,TIM3_CH1,USART7_TX,,,,,,,,,,,,,,,
PortC,PC7,TIM3_CH2,USART7_RX,,,,,,,,,,,,,,,
PortC,PC8,TIM3_CH3,USART8_TX,,,,,,,,,,,,,,,
PortC,PC9,TIM3_CH4,USART8_RX,,,,,,,,,,,,,,,
PortC,PC10,USART4_TX,USART3_TX,,,,,,,,,,,,,,,
PortC,PC11,USART4_RX,USART3_RX,,,,,,,,,,,,,,,
PortC,PC12,USART4_CK,USART3_CK,USART5_TX,,,,,,,,,,,,,,
PortC,PC13,,,,,,,,,,,,,,,,,
PortC,PC14,,,,,,,,,,,,,,,,,
PortC,PC15,,,,,,,,,,,,,,,,,
PortD,PD0,CAN1_RX,SPI2_NSS/I2S2_WS,,,,,,,,,,,,,,,
PortD,PD1,CAN1_TX,SPI2_SCK/I2S2_CK,,,,,,,,,,,,,,,
PortD,PD2,TIM3_ETR,USART3_RTS,USART5_RX,,,,,,,,,,,,,,
PortD,PD3,USART2_CTS,SPI2_MISO/I2S2_MCK,,,,,,,,,,,,,,,
PortD,PD4,USART2_RTS,SPI2_MOSI/I2S2_SD,,,,,,,,,,,,,,,
PortD,PD5,USART2_TX,,,,,,,,,,,,,,,,
PortD,PD6,USART2_RX,,,,,,,,,,,,,,,,
PortD,PD7,USART2_CK,,,,,,,,,,,,,,,,
PortD,PD8,USART3_TX,,,,,,,,,,,,,,,,
PortD,PD9,USART3_RX,,,,,,,,,,,,,,,,
PortD,PD10,USART3_CK,,,,,,,,,,,,,,,,
PortD,PD11,USART3_CTS,,,,,,,,,,,,,,,,
PortD,PD12,USART3_RTS,TSC_G8_IO1,USART8_CK/USART8_RTS,,,,,,,,,,,,,,
PortD,PD13,USART8_TX,TSC_G8_IO2,,,,,,,,,,,,,,,
PortD,PD14,USART8_RX,TSC_G8_IO3,,,,,,,,,,,,,,,
PortD,PD15,CRS_SYNC,TSC_G8_IO4,USART7_CK/USART7_RTS,,,,,,,,,,,,,,
PortE,PE0,TIM16_CH1,EVENTOUT,,,,,,,,,,,,,,,
PortE,PE1,TIM17_CH1,EVENTOUT,,,,,,,,,,,,,,,
PortE,PE2,TIM3_ETR,TSC_G7_IO1,,,,,,,,,,,,,,,
PortE,PE3,TIM3_CH1,TSC_G7_IO2,,,,,,,,,,,,,,,
PortE,PE4,TIM3_CH2,TSC_G7_IO3,,,,,,,,,,,,,,,
PortE,PE5,TIM3_CH3,TSC_G7_IO4,,,,,,,,,,,,,,,
PortE,PE6,TIM3_CH4,,,,,,,,,,,,,,,,
PortE,PE7,TIM1_ETR,USART5_CK/USART5_RTS,,,,,,,,,,,,,,,
PortE,PE8,TIM1_CH1N,USART4_TX,,,,,,,,,,,,,,,
PortE,PE9,TIM1_CH1,USART4_RX,,,,,,,,,,,,,,,
PortE,PE10,TIM1_CH2N,USART5_TX,,,,,,,,,,,,,,,
PortE,PE11,TIM1_CH2,USART5_RX,,,,,,,,,,,,,,,
PortE,PE12,TIM1_CH3N,SPI1_NSS/I2S1_WS,,,,,,,,,,,,,,,
PortE,PE13,TIM1_CH3,SPI1_SCK/I2S1_CK,,,,,,,,,,,,,,,
PortE,PE14,TIM1_CH4,SPI1_MISO/I2S1_MCK,,,,,,,,,,,,,,,
PortE,PE15,TIM1_BKIN,SPI1_MOSI/I2S1_SD,,,,,,,,,,,,,,,
PortF,PF0,CRS_SYNC,I2C1_SDA,,,,,,,,,,,,,,,
PortF,PF1,,I2C1_SCL,,,,,,,,,,,,,,,
PortF,PF2,EVENTOUT,USART7_TX,USART7_CK/USART7_RTS,,,,,,,,,,,,,,
PortF,PF3,EVENTOUT,USART7_RX,USART6_CK/USART6_RTS,,,,,,,,,,,,,,
PortF,PF6,,,,,,,,,,,,,,,,,
PortF,PF9,TIM15_CH1,USART6_TX,,,,,,,,,,,,,,,
PortF,PF10,TIM15_CH2,USART6_RX,,,,,,,,,,,,,,,
PortF,PF11,,,,,,,,,,,,,,,,,
Port,Pin,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7
,,CAN/CEC/CRS/EVENTOUT/I2S1/I2S2/IR/RCC/SPI1/SPI2/SYS/TIM1/TIM14/TIM15/TIM16/TIM17/TIM3/TSC/USART1/USART2/USART3/USART4/USART8,CEC/EVENTOUT/I2C1/I2C2/I2S1/I2S2/IR/SPI1/SPI2/TIM15/TIM3/TSC/USART1/USART2/USART3/USART4/USART5/USART6/USART7/USART8,EVENTOUT/TIM1/TIM16/TIM17/TIM2/USART5/USART6/USART7/USART8/USB,EVENTOUT/I2C1/TIM15/TSC,CAN/CRS/I2C1/TIM14/USART3/USART4/USART5,I2C2/I2S2/RCC/SPI2/TIM15/TIM16/TIM17/USART6,EVENTOUT,COMP1/COMP2
PortA,PA0,,USART2_CTS,TIM2_CH1/TIM2_ETR,TSC_G1_IO1,USART4_TX,,,COMP1_OUT
PortA,PA1,EVENTOUT,USART2_DE/USART2_RTS,TIM2_CH2,TSC_G1_IO2,USART4_RX,TIM15_CH1N,,
PortA,PA2,TIM15_CH1,USART2_TX,TIM2_CH3,TSC_G1_IO3,,,,COMP2_OUT
PortA,PA3,TIM15_CH2,USART2_RX,TIM2_CH4,TSC_G1_IO4,,,,
PortA,PA4,I2S1_WS/SPI1_NSS,USART2_CK,,TSC_G2_IO1,TIM14_CH1,USART6_TX,,
PortA,PA5,I2S1_CK/SPI1_SCK,CEC,TIM2_CH1/TIM2_ETR,TSC_G2_IO2,,USART6_RX,,
PortA,PA6,I2S1_MCK/SPI1_MISO,TIM3_CH1,TIM1_BKIN,TSC_G2_IO3,USART3_CTS,TIM16_CH1,EVENTOUT,COMP1_OUT
PortA,PA7,I2S1_SD/SPI1_MOSI,TIM3_CH2,TIM1_CH1N,TSC_G2_IO4,TIM14_CH1,TIM17_CH1,EVENTOUT,COMP2_OUT
PortA,PA8,RCC_MCO,USART1_CK,TIM1_CH1,EVENTOUT,CRS_SYNC,,,
PortA,PA9,TIM15_BKIN,USART1_TX,TIM1_CH2,TSC_G4_IO1,I2C1_SCL,RCC_MCO,,
PortA,PA10,TIM17_BKIN,USART1_RX,TIM1_CH3,TSC_G4_IO2,I2C1_SDA,,,
PortA,PA11,EVENTOUT,USART1_CTS,TIM1_CH4,TSC_G4_IO3,CAN_RX,I2C2_SCL,,COMP1_OUT
PortA,PA12,EVENTOUT,USART1_DE/USART1_RTS,TIM1_ETR,TSC_G4_IO4,CAN_TX,I2C2_SDA,,COMP2_OUT
PortA,PA13,SWDIO,IR_OUT,USB_OE,,,,,
PortA,PA14,SWCLK,USART2_TX,,,,,,
PortA,PA15,I2S1_WS/SPI1_NSS,USART2_RX,TIM2_CH1/TIM2_ETR,EVENTOUT,USART4_DE/USART4_RTS,,,
PortB,PB0,EVENTOUT,TIM3_CH3,TIM1_CH2N,TSC_G3_IO2,USART3_CK,,,
PortB,PB1,TIM14_CH1,TIM3_CH4,TIM1_CH3N,TSC_G3_IO3,USART3_DE/USART3_RTS,,,
PortB,PB2,,,,TSC_G3_IO4,,,,
PortB,PB3,I2S1_CK/SPI1_SCK,EVENTOUT,TIM2_CH2,TSC_G5_IO1,USART5_TX,,,
PortB,PB4,I2S1_MCK/SPI1_MISO,TIM3_CH1,EVENTOUT,TSC_G5_IO2,USART5_RX,TIM17_BKIN,,
PortB,PB5,I2S1_SD/SPI1_MOSI,TIM3_CH2,TIM16_BKIN,I2C1_SMBA,USART5_CK/USART5_DE/USART5_RTS,,,
PortB,PB6,USART1_TX,I2C1_SCL,TIM16_CH1N,TSC_G5_IO3,,,,
PortB,PB7,USART1_RX,I2C1_SDA,TIM17_CH1N,TSC_G5_IO4,USART4_CTS,,,
PortB,PB8,CEC,I2C1_SCL,TIM16_CH1,TSC_SYNC,CAN_RX,,,
PortB,PB9,IR_OUT,I2C1_SDA,TIM17_CH1,EVENTOUT,CAN_TX,I2S2_WS/SPI2_NSS,,
PortB,PB10,CEC,I2C2_SCL,TIM2_CH3,TSC_SYNC,USART3_TX,I2S2_CK/SPI2_SCK,,
PortB,PB11,EVENTOUT,I2C2_SDA,TIM2_CH4,TSC_G6_IO1,USART3_RX,,,
PortB,PB12,I2S2_WS/SPI2_NSS,EVENTOUT,TIM1_BKIN,TSC_G6_IO2,USART3_CK,TIM15_BKIN,,
PortB,PB13,I2S2_CK/SPI2_SCK,,TIM1_CH1N,TSC_G6_IO3,USART3_CTS,I2C2_SCL,,
PortB,PB14,I2S2_MCK/SPI2_MISO,TIM15_CH1,TIM1_CH2N,TSC_G6_IO4,USART3_DE/USART3_RTS,I2C2_SDA,,
PortB,PB15,I2S2_SD/SPI2_MOSI,TIM15_CH2,TIM1_CH3N,TIM15_CH1N,,,,
PortC,PC0,EVENTOUT,USART7_TX,USART6_TX,,,,,
PortC,PC1,EVENTOUT,USART7_RX,USART6_RX,,,,,
PortC,PC2,EVENTOUT,I2S2_MCK/SPI2_MISO,USART8_TX,,,,,
PortC,PC3,EVENTOUT,I2S2_SD/SPI2_MOSI,USART8_RX,,,,,
PortC,PC4,EVENTOUT,USART3_TX,,,,,,
PortC,PC5,TSC_G3_IO1,USART3_RX,,,,,,
PortC,PC6,TIM3_CH1,USART7_TX,,,,,,
PortC,PC7,TIM3_CH2,USART7_RX,,,,,,
PortC,PC8,TIM3_CH3,USART8_TX,,,,,,
PortC,PC9,TIM3_CH4,USART8_RX,,,,,,
PortC,PC10,USART4_TX,USART3_TX,,,,,,
PortC,PC11,USART4_RX,USART3_RX,,,,,,
PortC,PC12,USART4_CK,USART3_CK,USART5_TX,,,,,
PortD,PD0,CAN_RX,I2S2_WS/SPI2_NSS,,,,,,
PortD,PD1,CAN_TX,I2S2_CK/SPI2_SCK,,,,,,
PortD,PD2,TIM3_ETR,USART3_DE/USART3_RTS,USART5_RX,,,,,
PortD,PD3,USART2_CTS,I2S2_MCK/SPI2_MISO,,,,,,
PortD,PD4,USART2_DE/USART2_RTS,I2S2_SD/SPI2_MOSI,,,,,,
PortD,PD5,USART2_TX,,,,,,,
PortD,PD6,USART2_RX,,,,,,,
PortD,PD7,USART2_CK,,,,,,,
PortD,PD8,USART3_TX,,,,,,,
PortD,PD9,USART3_RX,,,,,,,
PortD,PD10,USART3_CK,,,,,,,
PortD,PD11,USART3_CTS,,,,,,,
PortD,PD12,USART3_DE/USART3_RTS,TSC_G8_IO1,USART8_CK/USART8_RTS,,,,,
PortD,PD13,USART8_TX,TSC_G8_IO2,,,,,,
PortD,PD14,USART8_RX,TSC_G8_IO3,,,,,,
PortD,PD15,CRS_SYNC,TSC_G8_IO4,USART7_CK/USART7_RTS,,,,,
PortE,PE0,TIM16_CH1,EVENTOUT,,,,,,
PortE,PE1,TIM17_CH1,EVENTOUT,,,,,,
PortE,PE2,TIM3_ETR,TSC_G7_IO1,,,,,,
PortE,PE3,TIM3_CH1,TSC_G7_IO2,,,,,,
PortE,PE4,TIM3_CH2,TSC_G7_IO3,,,,,,
PortE,PE5,TIM3_CH3,TSC_G7_IO4,,,,,,
PortE,PE6,TIM3_CH4,,,,,,,
PortE,PE7,TIM1_ETR,USART5_CK/USART5_DE/USART5_RTS,,,,,,
PortE,PE8,TIM1_CH1N,USART4_TX,,,,,,
PortE,PE9,TIM1_CH1,USART4_RX,,,,,,
PortE,PE10,TIM1_CH2N,USART5_TX,,,,,,
PortE,PE11,TIM1_CH2,USART5_RX,,,,,,
PortE,PE12,TIM1_CH3N,I2S1_WS/SPI1_NSS,,,,,,
PortE,PE13,TIM1_CH3,I2S1_CK/SPI1_SCK,,,,,,
PortE,PE14,TIM1_CH4,I2S1_MCK/SPI1_MISO,,,,,,
PortE,PE15,TIM1_BKIN,I2S1_SD/SPI1_MOSI,,,,,,
PortF,PF0,CRS_SYNC,I2C1_SDA,,,,,,
PortF,PF1,,I2C1_SCL,,,,,,
PortF,PF2,EVENTOUT,USART7_TX,USART7_CK/USART7_RTS,,,,,
PortF,PF3,EVENTOUT,USART7_RX,USART6_CK/USART6_RTS,,,,,
PortF,PF9,TIM15_CH1,USART6_TX,,,,,,
PortF,PF10,TIM15_CH2,USART6_RX,,,,,,
150 changes: 67 additions & 83 deletions ports/stm32/boards/stm32f401_af.csv
Original file line number Diff line number Diff line change
@@ -1,83 +1,67 @@
Port,,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7,AF8,AF9,AF10,AF11,AF12,AF13,AF14,AF15,
,,SYS_AF,TIM1/TIM2,TIM3/TIM4/TIM5,TIM9/TIM10/TIM11,I2C1/I2C2/I2C3,SPI1/SPI2/I2S2/SPI3/I2S3/SPI4,SPI2/I2S2/SPI3/I2S3,SPI3/I2S3/USART1/USART2,USART6,I2C2/I2C3,OTG1_FS,,SDIO,,,,ADC
PortA,PA0,,TIM2_CH1/TIM2_ETR,TIM5_CH1,,,,,USART2_CTS,,,,,,,,EVENTOUT,ADC1_IN0
PortA,PA1,,TIM2_CH2,TIM5_CH2,,,,,USART2_RTS,,,,,,,,EVENTOUT,ADC1_IN1
PortA,PA2,,TIM2_CH3,TIM5_CH3,TIM9_CH1,,,,USART2_TX,,,,,,,,EVENTOUT,ADC1_IN2
PortA,PA3,,TIM2_CH4,TIM5_CH4,TIM9_CH2,,,,USART2_RX,,,,,,,,EVENTOUT,ADC1_IN3
PortA,PA4,,,,,,SPI1_NSS,SPI3_NSS/I2S3_WS,USART2_CK,,,,,,,,EVENTOUT,ADC1_IN4
PortA,PA5,,TIM2_CH1/TIM2_ETR,,,,SPI1_SCK,,,,,,,,,,EVENTOUT,ADC1_IN5
PortA,PA6,,TIM1_BKIN,TIM3_CH1,,,SPI1_MISO,,,,,,,,,,EVENTOUT,ADC1_IN6
PortA,PA7,,TIM1_CH1N,TIM3_CH2,,,SPI1_MOSI,,,,,,,,,,EVENTOUT,ADC1_IN7
PortA,PA8,MCO_1,TIM1_CH1,,,I2C3_SCL,,,USART1_CK,,,OTG_FS_SOF,,,,,EVENTOUT,
PortA,PA9,,TIM1_CH2,,,I2C3_SMBA,,,USART1_TX,,,OTG_FS_VBUS,,,,,EVENTOUT,
PortA,PA10,,TIM1_CH3,,,,,,USART1_RX,,,OTG_FS_ID,,,,,EVENTOUT,
PortA,PA11,,TIM1_CH4,,,,,,USART1_CTS,USART6_TX,,OTG_FS_DM,,,,,EVENTOUT,
PortA,PA12,,TIM1_ETR,,,,,,USART1_RTS,USART6_RX,,OTG_FS_DP,,,,,EVENTOUT,
PortA,PA13,JTMS/SWDIO,,,,,,,,,,,,,,,EVENTOUT,
PortA,PA14,JTCK/SWCLK,,,,,,,,,,,,,,,EVENTOUT,
PortA,PA15,JTDI,TIM2_CH1/TIM2_ETR,,,,SPI1_NSS,SPI3_NSS/I2S3_WS,,,,,,,,,EVENTOUT,
PortB,PB0,,TIM1_CH2N,TIM3_CH3,,,,,,,,,,,,,EVENTOUT,ADC1_IN8
PortB,PB1,,TIM1_CH3N,TIM3_CH4,,,,,,,,,,,,,EVENTOUT,ADC1_IN9
PortB,PB2,,,,,,,,,,,,,,,,EVENTOUT,
PortB,PB3,JTDO/TRACESWO,TIM2_CH2,,,,SPI1_SCK,SPI3_SCK/I2S3_CK,,,I2C2_SDA,,,,,,EVENTOUT,
PortB,PB4,JTRST,,TIM3_CH1,,,SPI1_MISO,SPI3_MISO,I2S3ext_SD,,I2C3_SDA,,,,,,EVENTOUT,
PortB,PB5,,,TIM3_CH2,,I2C1_SMBA,SPI1_MOSI,SPI3_MOSI/I2S3_SD,,,,,,,,,EVENTOUT,
PortB,PB6,,,TIM4_CH1,,I2C1_SCL,,,USART1_TX,,,,,,,,EVENTOUT,
PortB,PB7,,,TIM4_CH2,,I2C1_SDA,,,USART1_RX,,,,,,,,EVENTOUT,
PortB,PB8,,,TIM4_CH3,TIM10_CH1,I2C1_SCL,,,,,,,,SDIO_D4,,,EVENTOUT,
PortB,PB9,,,TIM4_CH4,TIM11_CH1,I2C1_SDA,SPI2_NSS/I2S2_WS,,,,,,,SDIO_D5,,,EVENTOUT,
PortB,PB10,,TIM2_CH3,,,I2C2_SCL,SPI2_SCK/I2S2_CK,,,,,,,,,,EVENTOUT,
PortB,PB12,,TIM1_BKIN,,,I2C2_SMBA,SPI2_NSS/I2S2_WS,,,,,,,,,,EVENTOUT,
PortB,PB13,,TIM1_CH1N,,,,SPI2_SCK/I2S2_CK,,,,,,,,,,EVENTOUT,
PortB,PB14,,TIM1_CH2N,,,,SPI2_MISO,I2S2ext_SD,,,,,,,,,EVENTOUT,
PortB,PB15,RTC_REFIN,TIM1_CH3N,,,,SPI2_MOSI/I2S2_SD,,,,,,,,,,EVENTOUT,
PortC,PC0,,,,,,,,,,,,,,,,EVENTOUT,ADC1_IN10
PortC,PC1,,,,,,,,,,,,,,,,EVENTOUT,ADC1_IN11
PortC,PC2,,,,,,SPI2_MISO,I2S2ext_SD,,,,,,,,,EVENTOUT,ADC1_IN12
PortC,PC3,,,,,,SPI2_MOSI/I2S2_SD,,,,,,,,,,EVENTOUT,ADC1_IN13
PortC,PC4,,,,,,,,,,,,,,,,EVENTOUT,ADC1_IN14
PortC,PC5,,,,,,,,,,,,,,,,EVENTOUT,ADC1_IN15
PortC,PC6,,,TIM3_CH1,,,I2S2_MCK,,,USART6_TX,,,,SDIO_D6,,,EVENTOUT,
PortC,PC7,,,TIM3_CH2,,,,I2S3_MCK,,USART6_RX,,,,SDIO_D7,,,EVENTOUT,
PortC,PC8,,,TIM3_CH3,,,,,,USART6_CK,,,,SDIO_D0,,,EVENTOUT,
PortC,PC9,MCO_2,,TIM3_CH4,,I2C3_SDA,I2S_CKIN,,,,,,,SDIO_D1,,,EVENTOUT,
PortC,PC10,,,,,,,SPI3_SCK/I2S3_CK,,,,,,SDIO_D2,,,EVENTOUT,
PortC,PC11,,,,,,I2S3ext_SD,SPI3_MISO,,,,,,SDIO_D3,,,EVENTOUT,
PortC,PC12,,,,,,,SPI3_MOSI/I2S3_SD,,,,,,SDIO_CK,,,EVENTOUT,
PortC,PC13,,,,,,,,,,,,,,,,EVENTOUT,
PortC,PC14,,,,,,,,,,,,,,,,EVENTOUT,
PortC,PC15,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD0,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD1,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD2,,,TIM3_ETR,,,,,,,,,,SDIO_CMD,,,EVENTOUT,
PortD,PD3,,,,,,SPI2_SCK/I2S2_CK,,USART2_CTS,,,,,,,,EVENTOUT,
PortD,PD4,,,,,,,,USART2_RTS,,,,,,,,EVENTOUT,
PortD,PD5,,,,,,,,USART2_TX,,,,,,,,EVENTOUT,
PortD,PD6,,,,,,SPI3_MOSI/I2S3_SD,,USART2_RX,,,,,,,,EVENTOUT,
PortD,PD7,,,,,,,,USART2_CK,,,,,,,,EVENTOUT,
PortD,PD8,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD9,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD10,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD11,,,,,,,,,,,,,,,,EVENTOUT,
PortD,PD12,,,TIM4_CH1,,,,,,,,,,,,,EVENTOUT,
PortD,PD13,,,TIM4_CH2,,,,,,,,,,,,,EVENTOUT,
PortD,PD14,,,TIM4_CH3,,,,,,,,,,,,,EVENTOUT,
PortD,PD15,,,TIM4_CH4,,,,,,,,,,,,,EVENTOUT,
PortE,PE0,,,TIM4_ETR,,,,,,,,,,,,,EVENTOUT,
PortE,PE1,,TIM1_CH2N,,,,,,,,,,,,,,EVENTOUT,
PortE,PE2,TRACECLK,,,,,SPI4_SCK,,,,,,,,,,EVENTOUT,
PortE,PE3,TRACED0,,,,,,,,,,,,,,,EVENTOUT,
PortE,PE4,TRACED1,,,,,SPI4_NSS,,,,,,,,,,EVENTOUT,
PortE,PE5,TRACED2,,,TIM9_CH1,,SPI4_MISO,,,,,,,,,,EVENTOUT,
PortE,PE6,TRACED3,,,TIM9_CH2,,SPI4_MOSI,,,,,,,,,,EVENTOUT,
PortE,PE7,,TIM1_ETR,,,,,,,,,,,,,,EVENTOUT,
PortE,PE8,,TIM1_CH1N,,,,,,,,,,,,,,EVENTOUT,
PortE,PE9,,TIM1_CH1,,,,,,,,,,,,,,EVENTOUT,
PortE,PE10,,TIM1_CH2N,,,,,,,,,,,,,,EVENTOUT,
PortE,PE11,,TIM1_CH2,,,,SPI4_NSS,,,,,,,,,,EVENTOUT,
PortE,PE12,,TIM1_CH3N,,,,SPI4_SCK,,,,,,,,,,EVENTOUT,
PortE,PE13,,TIM1_CH3,,,,SPI4_MISO,,,,,,,,,,EVENTOUT,
PortE,PE14,,TIM1_CH4,,,,SPI4_MOSI,,,,,,,,,,EVENTOUT,
PortE,PE15,,TIM1_BKIN,,,,,,,,,,,,,,EVENTOUT,
PortH,PH0,,,,,,,,,,,,,,,,EVENTOUT,
PortH,PH1,,,,,,,,,,,,,,,,EVENTOUT,
Port,Pin,AF0,AF1,AF2,AF3,AF4,AF5,AF6,AF7,AF8,AF9,AF10,AF12
,,RCC/RTC/SYS,TIM1/TIM2,TIM3/TIM4/TIM5,TIM10/TIM11/TIM9,I2C1/I2C2/I2C3,I2S/I2S2/I2S3/I2S3ext/SPI1/SPI2/SPI3/SPI4,I2S2/I2S2ext/I2S3/SPI3,I2S3/USART1/USART2,USART6,I2C2/I2C3,USB,SDIO
PortA,PA0,,TIM2_CH1/TIM2_ETR,TIM5_CH1,,,,,USART2_CTS,,,,
PortA,PA1,,TIM2_CH2,TIM5_CH2,,,,,USART2_RTS,,,,
PortA,PA2,,TIM2_CH3,TIM5_CH3,TIM9_CH1,,,,USART2_TX,,,,
PortA,PA3,,TIM2_CH4,TIM5_CH4,TIM9_CH2,,,,USART2_RX,,,,
PortA,PA4,,,,,,SPI1_NSS,I2S3_WS/SPI3_NSS,USART2_CK,,,,
PortA,PA5,,TIM2_CH1/TIM2_ETR,,,,SPI1_SCK,,,,,,
PortA,PA6,,TIM1_BKIN,TIM3_CH1,,,SPI1_MISO,,,,,,
PortA,PA7,,TIM1_CH1N,TIM3_CH2,,,SPI1_MOSI,,,,,,
PortA,PA8,RCC_MCO_1,TIM1_CH1,,,I2C3_SCL,,,USART1_CK,,,USB_OTG_FS_SOF,
PortA,PA9,,TIM1_CH2,,,I2C3_SMBA,,,USART1_TX,,,,
PortA,PA10,,TIM1_CH3,,,,,,USART1_RX,,,USB_OTG_FS_ID,
PortA,PA11,,TIM1_CH4,,,,,,USART1_CTS,USART6_TX,,USB_OTG_FS_DM,
PortA,PA12,,TIM1_ETR,,,,,,USART1_RTS,USART6_RX,,USB_OTG_FS_DP,
PortA,PA13,JTMS/SWDIO,,,,,,,,,,,
PortA,PA14,JTCK/SWCLK,,,,,I2S3ext_WS,,,,,,
PortA,PA15,JTDI,TIM2_CH1/TIM2_ETR,,,,SPI1_NSS,I2S3_WS/SPI3_NSS,,,,,
PortB,PB0,,TIM1_CH2N,TIM3_CH3,,,,,,,,,
PortB,PB1,,TIM1_CH3N,TIM3_CH4,,,,,,,,,
PortB,PB3,JTDO/SWO,TIM2_CH2,,,,SPI1_SCK,I2S3_CK/SPI3_SCK,,,I2C2_SDA,,
PortB,PB4,JTRST,,TIM3_CH1,,,SPI1_MISO,SPI3_MISO,I2S3_ext_SD,,I2C3_SDA,,
PortB,PB5,,,TIM3_CH2,,I2C1_SMBA,SPI1_MOSI,I2S3_SD/SPI3_MOSI,,,,,
PortB,PB6,,,TIM4_CH1,,I2C1_SCL,,,USART1_TX,,,,
PortB,PB7,,,TIM4_CH2,,I2C1_SDA,,,USART1_RX,,,,
PortB,PB8,,,TIM4_CH3,TIM10_CH1,I2C1_SCL,,,,,,,SDIO_D4
PortB,PB9,,,TIM4_CH4,TIM11_CH1,I2C1_SDA,I2S2_WS/SPI2_NSS,,,,,,SDIO_D5
PortB,PB10,,TIM2_CH3,,,I2C2_SCL,I2S2_CK/SPI2_SCK,,,,,,
PortB,PB11,,TIM2_CH4,,,I2C2_SDA,,,,,,,
PortB,PB12,,TIM1_BKIN,,,I2C2_SMBA,I2S2_WS/SPI2_NSS,I2S2ext_WS,,,,,
PortB,PB13,,TIM1_CH1N,,,,I2S2_CK/SPI2_SCK,I2S2ext_CK,,,,,
PortB,PB14,,TIM1_CH2N,,,,SPI2_MISO,I2S2_ext_SD,,,,,
PortB,PB15,RTC_REFIN,TIM1_CH3N,,,,I2S2_SD/SPI2_MOSI,I2S2ext_MISO,,,,,
PortC,PC2,,,,,,SPI2_MISO,I2S2_ext_SD,,,,,
PortC,PC3,,,,,,I2S2_SD/SPI2_MOSI,,,,,,
PortC,PC6,,,TIM3_CH1,,,I2S2_MCK,,,USART6_TX,,,SDIO_D6
PortC,PC7,,,TIM3_CH2,,,,I2S3_MCK,,USART6_RX,,,SDIO_D7
PortC,PC8,,,TIM3_CH3,,,,,,USART6_CK,,,SDIO_D0
PortC,PC9,RCC_MCO_2,,TIM3_CH4,,I2C3_SDA,I2S_CKIN,,,,,,SDIO_D1
PortC,PC10,,,,,,I2S3ext_CK,I2S3_CK/SPI3_SCK,,,,,SDIO_D2
PortC,PC11,,,,,,I2S3_ext_SD,SPI3_MISO,,,,,SDIO_D3
PortC,PC12,,,,,,I2S3ext_MISO,I2S3_SD/SPI3_MOSI,,,,,SDIO_CK
PortD,PD2,,,TIM3_ETR,,,,,,,,,SDIO_CMD
PortD,PD3,,,,,,I2S2_CK/SPI2_SCK,,USART2_CTS,,,,
PortD,PD4,,,,,,,,USART2_RTS,,,,
PortD,PD5,,,,,,,,USART2_TX,,,,
PortD,PD6,,,,,,I2S3_SD/SPI3_MOSI,,USART2_RX,,,,
PortD,PD7,,,,,,,,USART2_CK,,,,
PortD,PD12,,,TIM4_CH1,,,,,,,,,
PortD,PD13,,,TIM4_CH2,,,,,,,,,
PortD,PD14,,,TIM4_CH3,,,,,,,,,
PortD,PD15,,,TIM4_CH4,,,,,,,,,
PortE,PE0,,,TIM4_ETR,,,,,,,,,
PortE,PE2,TRACECLK,,,,,SPI4_SCK,,,,,,
PortE,PE3,TRACED0,,,,,,,,,,,
PortE,PE4,TRACED1,,,,,SPI4_NSS,,,,,,
PortE,PE5,TRACED2,,,TIM9_CH1,,SPI4_MISO,,,,,,
PortE,PE6,TRACED3,,,TIM9_CH2,,SPI4_MOSI,,,,,,
PortE,PE7,,TIM1_ETR,,,,,,,,,,
PortE,PE8,,TIM1_CH1N,,,,,,,,,,
PortE,PE9,,TIM1_CH1,,,,,,,,,,
PortE,PE10,,TIM1_CH2N,,,,,,,,,,
PortE,PE11,,TIM1_CH2,,,,SPI4_NSS,,,,,,
PortE,PE12,,TIM1_CH3N,,,,SPI4_SCK,,,,,,
PortE,PE13,,TIM1_CH3,,,,SPI4_MISO,,,,,,
PortE,PE14,,TIM1_CH4,,,,SPI4_MOSI,,,,,,
PortE,PE15,,TIM1_BKIN,,,,,,,,,,
Loading

0 comments on commit 8dcc2d6

Please sign in to comment.