Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merge dev-msft -> dev-integrate #271

Merged
merged 17 commits into from
Nov 2, 2023
Merged

Merge dev-msft -> dev-integrate #271

merged 17 commits into from
Nov 2, 2023

Conversation

calebofearth
Copy link
Collaborator

No description provided.

ludwig247 and others added 17 commits September 8, 2023 08:51
FV SHA512, SHA25, HMAC - final
Reintegrate main -> dev-msft
1. KV debug test update to issue reset every time debug/scan mode is toggled
2. Update rst window assertions to disable during scan mode
3. Add common_defines to clk_gate.sv (#248)
4. Add WDT + rst test
5. WDT regression fix

Related work items: #574347, #574348
common_defines inclusion in clk_gate.sv causes compilation issues
…to merge pipeline

- cleaning up coverage merge pipeline
- updating map file for directed testbench mappings
- Adding streaming case from caliptra side for sha accelerator to hit stall condition
- Removed coverpoints that can't be hit
  - soc ifc reg doesn't stall, so ip signal isn't valid
  - Boot done -> idle arc is tied off. State is terminal

Related work items: #486758, #563789
Do an FSM check again upon detecting error interrupt - to catch late-asserting error transition

Related work items: #575104
Fix a typo in the firmware test list providing testsuite for nightly directed regression

Related work items: #582436
fix for req hold bug, issue 259
sha mbox accesses would always assert req_hold the entire time, even if there was no conflict
fixed by qualifying the hold correctly, now soc or uc can read mbox registers without getting held

Related work items: #579190
Include config_defines in clk_gate

Related work items: #583044
…ediction issue

Add enhanced text descriptions for all of the error fatal/non-fatal registers and their internal mask registers that explains how the register contents and transitions are related to the assertion of output interrupt signals, cptra_error_fatal and cptra_error_non_fatal.
Add text description for CPTRA_DBG_MANUF_SERVICE_REG, which resolves github issue #261
Add a fix in the UVM class soc_ifc_predictor to correct the prediction of cptra_error_non_fatal based on triggering events instead of directly calculating the interrupt pin based on register contents.

Related work items: #583195
@calebofearth calebofearth requested a review from Nitsirks November 1, 2023 22:47
@calebofearth calebofearth self-assigned this Nov 1, 2023
@calebofearth calebofearth merged commit 229ff7a into dev-integrate Nov 2, 2023
92 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants