Supports building SystemVerilog for the ulx3s using open source tools yosys, nextpnr, and Project Trellis. Includes test support using verilator and googletest.
The example is a blinking LED which flashes around once a second.
-
Notifications
You must be signed in to change notification settings - Fork 0
dschaefer/fpga-template
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Project template for FPGA dev
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published