#Simple RISC Machine in Verilog FPGA Supports a few Arm instructions The project involves a finite state machine and other programmable logics including multiplexers, RAM, regfiles, ALUs and so on