Skip to content
This repository has been archived by the owner on Apr 22, 2020. It is now read-only.

Verilog support #605

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Verilog support #605

wants to merge 1 commit into from

Conversation

wmin0
Copy link

@wmin0 wmin0 commented Jan 7, 2020

Add Verilog support based on https://www.verilog.com/VerilogBNF.html#REF170

@googlebot
Copy link

Thanks for your pull request. It looks like this may be your first contribution to a Google open source project (if not, look below for help). Before we can look at your pull request, you'll need to sign a Contributor License Agreement (CLA).

📝 Please visit https://cla.developers.google.com/ to sign.

Once you've signed (or fixed any issues), please reply here with @googlebot I signed it! and we'll verify it.


What to do if you already signed the CLA

Individual signers
Corporate signers

ℹ️ Googlers: Go here for more info.

@googlebot
Copy link

CLAs look good, thanks!

ℹ️ Googlers: Go here for more info.

@wmin0
Copy link
Author

wmin0 commented Jan 7, 2020

@googlebot I signed it!

@wmin0
Copy link
Author

wmin0 commented Feb 25, 2020

Hi @mikesamuel ,

Sorry for pinging you, because I just find who recently commit this project and ...
I'm wondering is this project still alive.

Thanks

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants