-
IDSL lab, Seoultech
- Seoul, Korea
-
19:52
(UTC +09:00)
Popular repositories Loading
-
SNN-training-using-bayesian-optimization
SNN-training-using-bayesian-optimization Publictraining SNN using voxel grid based preprocessing by snntorch and tonic
-
FPGA_DoorLock
FPGA_DoorLock Publicsimple project using zybo z7 20 which goal is to design fully functioning doorlock
Verilog 2
-
-
-
FPGA_Stop_watch
FPGA_Stop_watch Publicdesign a fully functioning stop watch using zybo z7 20 FPGA board
Verilog 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.