chore(ci): update generics list to skip

Signed-off-by: Frederic Pillon <[email protected]>
stm32duino · Sep 23, 2024 · dbde66e · dbde66e
1 parent 6666ec0
commit dbde66e
Show file tree

Hide file tree

Showing 3 changed files with 17 additions and 1 deletion.
diff --git a/CI/build/conf/cores_config.json b/CI/build/conf/cores_config.json
@@ -546,6 +546,7 @@
             "GENERIC_G4A1REIX",
             "GENERIC_G4A1RETX",
             "GENERIC_H503CBTX",
+            "GENERIC_H562RGTX",
             "GENERIC_H563IIKXQ",
             "GENERIC_H563RGTX",
             "GENERIC_H563RITX",
@@ -813,6 +814,13 @@
             "GENERIC_MP157AACX",
             "GENERIC_MP157CACX",
             "GENERIC_MP157DACX",
+            "GENERIC_U073R8IX",
+            "GENERIC_U073R8TX",
+            "GENERIC_U073RBIX",
+            "GENERIC_U073RBTX",
+            "GENERIC_U073RCIX",
+            "GENERIC_U073RCTX",
+            "GENERIC_U083RCIX",
             "GENERIC_U575AGIXQ",
             "GENERIC_U575AIIXQ",
             "GENERIC_U575CGTX",

diff --git a/CI/build/conf/cores_config_ci.json b/CI/build/conf/cores_config_ci.json
@@ -546,6 +546,7 @@
             "GENERIC_G4A1REIX",
             "GENERIC_G4A1RETX",
             "GENERIC_H503CBTX",
+            "GENERIC_H562RGTX",
             "GENERIC_H563IIKXQ",
             "GENERIC_H563RGTX",
             "GENERIC_H563RITX",
@@ -813,6 +814,13 @@
             "GENERIC_MP157AACX",
             "GENERIC_MP157CACX",
             "GENERIC_MP157DACX",
+            "GENERIC_U073R8IX",
+            "GENERIC_U073R8TX",
+            "GENERIC_U073RBIX",
+            "GENERIC_U073RBTX",
+            "GENERIC_U073RCIX",
+            "GENERIC_U073RCTX",
+            "GENERIC_U083RCIX",
             "GENERIC_U575AGIXQ",
             "GENERIC_U575AIIXQ",
             "GENERIC_U575CGTX",

diff --git a/variants/STM32H5xx/H562R(G-I)T/variant_WEACT_H562RG.cpp b/variants/STM32H5xx/H562R(G-I)T/variant_WEACT_H562RG.cpp
@@ -160,7 +160,7 @@ WEAK void SystemClock_Config(void)
   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
-  PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ|RCC_PLL2_DIVR;
+  PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ | RCC_PLL2_DIVR;
   PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PLL2Q;
   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLL2R;
   PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2R;