Skip to content
Build and Run ETISS RISCV Examples

seal5-event #6

Sign in to view logs

seal5-event

seal5-event #6

Triggered via repository dispatch November 9, 2024 16:54
@PhilippvKPhilippvK
seal5-event ⁠ 380854c
Status Cancelled
Total duration 15m 38s
Artifacts –

etiss_riscv_examples.yml

on: repository_dispatch
Matrix: compile-riscv-examples
Matrix: run-riscv-examples
Fit to window
Zoom out
Zoom in

Annotations

4 errors
compile-riscv-examples (22, Release, 2024.09.03_gcc14, rv32im_zicsr_zifencei_ilp32, riscv32-unkno...
The run was canceled by @PhilippvK.
compile-riscv-examples (22, Debug, 2024.09.03_gcc14, rv32im_zicsr_zifencei_ilp32, riscv32-unknown...
The run was canceled by @PhilippvK.
compile-riscv-examples (22, Release, 2024.09.03, rv32im_zicsr_zifencei_ilp32, riscv32-unknown-elf...
The run was canceled by @PhilippvK.
compile-riscv-examples (22, Debug, 2024.09.03, rv32im_zicsr_zifencei_ilp32, riscv32-unknown-elf, ...
The run was canceled by @PhilippvK.