Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

feat: Simplify ram circuit input #48

Draft
wants to merge 3 commits into
base: main
Choose a base branch
from

Conversation

0xVolosnikov
Copy link
Contributor

No description provided.

@shamatar
Copy link
Member

shamatar commented Oct 1, 2024

In such case it's better to save even more RAM and change QueueRawWitness structure itself

@0xVolosnikov
Copy link
Contributor Author

@shamatar I wasn't sure if it wasn't used in other circuits, so I tried to limit the changes to RAM only. I'll think about it.

On the other hand, when processing one circuit in/before prover, the load on the RAM is small. Problems arise when there are several hundred of them (as in the witness generator)

Base automatically changed from vv-simplify-ram-witgen-initial to main October 2, 2024 09:51
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants