Frequency of the clock is divided by required number with required duty cycle. EDA tool is used to create the verilog code and simlulation.The picture of the waveform is attached to the code file please check.
forked from NitinBnittu/Frequency-divider
-
Notifications
You must be signed in to change notification settings - Fork 0
Frequency of the clock is divided by required number with required duty cycle. EDA tool is used to create the verilog code and simulation.The picture of the waveform is attached to the code file please check.
yxzhaohit/Frequency-divider
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Frequency of the clock is divided by required number with required duty cycle. EDA tool is used to create the verilog code and simulation.The picture of the waveform is attached to the code file please check.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 100.0%