Skip to content

Firmware m2000

mefistotelis edited this page Jul 30, 2021 · 7 revisions

Table of Contents

Target
Purpose
Versions
Structure
Boot process
OS and Libraries
Flashing
Interfaces

Target

The firmware programs NAND array which loads bitstream into Altera Cyclone FPGA. Location of this chip:

Purpose

The firmware is a synthesis of Lightbridge transmission technology and contains digital part of transmission system.

Versions

There are multiple versions, always unencrypted.

Marking Packages Timestamp Overview
01.00.2107 C1_FW_V01.03.0020 C1_FW_V01.03.00.21 C1_FW_V01.04.0030 C1_FW_V01.05.0070 C1_FW_V01.05.0080 C1_FW_V01.06.0000 C1_FW_v01.05.0071 C1_FW_v01.06.0001 C1_FW_v01.07.0000 C1_FW_v01.07.0002 C1_FW_v01.07.0030 C1_FW_v01.07.0040 C1_FW_v01.07.0060 C1_FW_v01.08.0000 C1_FW_v01.09.0000 P3S_FW_V01.01.0008 P3S_FW_V01.01.0009 P3S_FW_V01.02.0007 P3S_FW_V01.02.0008 P3S_FW_V01.03.0020 P3XS_FW_RC_V01.03.0020 P3X_FW_V01.01.0006 P3X_FW_V01.01.0008 P3X_FW_V01.01.0009 P3X_FW_V01.01.1003 P3X_FW_V01.01.1007 P3X_FW_V01.02.0006 P3X_FW_V01.03.0020 2015-04-30 ... 2016-11-10
01.00.2321 C1_FW_V01.00.0004 2015-09-22
01.00.2322 C1_FW_V01.00.0010 2015-11-19

Structure

The module contains the FPGA bitstream in a format proprietary to Altera FPGAs.

Boot process

No analysis of the booting procedure were performed.

OS and Libraries

The module uses IP core integrated with Altera Quartus synthesis process.

Flashing

TODO

Interfaces

TODO

Clone this wiki locally